TW202343257A - 記憶體管理 - Google Patents
記憶體管理 Download PDFInfo
- Publication number
- TW202343257A TW202343257A TW112112991A TW112112991A TW202343257A TW 202343257 A TW202343257 A TW 202343257A TW 112112991 A TW112112991 A TW 112112991A TW 112112991 A TW112112991 A TW 112112991A TW 202343257 A TW202343257 A TW 202343257A
- Authority
- TW
- Taiwan
- Prior art keywords
- level
- memory
- translation table
- gcs
- target
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/14—Protection against unauthorised use of memory or access to memory
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/14—Protection against unauthorised use of memory or access to memory
- G06F12/1416—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights
- G06F12/1425—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being physical, e.g. cell, word, block
- G06F12/1441—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being physical, e.g. cell, word, block for a range
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/10—Address translation
- G06F12/1009—Address translation using page tables, e.g. page table structures
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Security & Cryptography (AREA)
- Storage Device Security (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Mathematical Physics (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB2206166.7A GB2618118B (en) | 2022-04-28 | 2022-04-28 | Memory management |
| GB2206166.7 | 2022-04-28 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW202343257A true TW202343257A (zh) | 2023-11-01 |
Family
ID=81940493
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW112112991A TW202343257A (zh) | 2022-04-28 | 2023-04-07 | 記憶體管理 |
Country Status (9)
| Country | Link |
|---|---|
| US (1) | US20250272252A1 (https=) |
| EP (1) | EP4515404B1 (https=) |
| JP (1) | JP2025513583A (https=) |
| KR (1) | KR20250002607A (https=) |
| CN (1) | CN119096231A (https=) |
| GB (1) | GB2618118B (https=) |
| IL (1) | IL316107A (https=) |
| TW (1) | TW202343257A (https=) |
| WO (1) | WO2023209324A1 (https=) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20260111581A1 (en) * | 2024-10-17 | 2026-04-23 | Wells Fargo Bank, N.A. | Systems and methods for attribute based access control on a data lake |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8245002B2 (en) * | 2008-10-08 | 2012-08-14 | International Business Machines Corporation | Call stack protection |
| US9317443B2 (en) * | 2014-04-17 | 2016-04-19 | International Business Machines Corporation | Managing translations across multiple contexts using a TLB with entries directed to multiple privilege levels and to multiple types of address spaces |
| GB2550859B (en) * | 2016-05-26 | 2019-10-16 | Advanced Risc Mach Ltd | Address translation within a virtualised system |
| US11144472B2 (en) * | 2019-03-27 | 2021-10-12 | Intel Corporation | Memory management apparatus and method for managing different page tables for different privilege levels |
-
2022
- 2022-04-28 GB GB2206166.7A patent/GB2618118B/en active Active
-
2023
- 2023-03-17 WO PCT/GB2023/050658 patent/WO2023209324A1/en not_active Ceased
- 2023-03-17 US US18/859,246 patent/US20250272252A1/en active Pending
- 2023-03-17 JP JP2024562930A patent/JP2025513583A/ja active Pending
- 2023-03-17 IL IL316107A patent/IL316107A/en unknown
- 2023-03-17 EP EP23713422.6A patent/EP4515404B1/en active Active
- 2023-03-17 CN CN202380036310.6A patent/CN119096231A/zh active Pending
- 2023-03-17 KR KR1020247038783A patent/KR20250002607A/ko active Pending
- 2023-04-07 TW TW112112991A patent/TW202343257A/zh unknown
Also Published As
| Publication number | Publication date |
|---|---|
| KR20250002607A (ko) | 2025-01-07 |
| CN119096231A (zh) | 2024-12-06 |
| US20250272252A1 (en) | 2025-08-28 |
| GB2618118B (en) | 2024-11-20 |
| JP2025513583A (ja) | 2025-04-24 |
| IL316107A (en) | 2024-12-01 |
| EP4515404B1 (en) | 2026-04-29 |
| WO2023209324A1 (en) | 2023-11-02 |
| GB2618118A (en) | 2023-11-01 |
| EP4515404A1 (en) | 2025-03-05 |
| GB202206166D0 (en) | 2022-06-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR102649092B1 (ko) | 바운디드 포인터의 사용을 제어하기 위한 장치 및 방법 | |
| US12461861B2 (en) | Two-stage address translation | |
| KR20180111918A (ko) | 서명 바운디드 포인터를 생성하기 위한 장치 및 방법 | |
| JP2023038361A (ja) | 命令セット内の変更を制御する装置及び方法 | |
| JP7719863B2 (ja) | ケイパビリティを使用してメモリへのアクセスを制約するための技法 | |
| CN117222990A (zh) | 用于使用能力约束对存储器的访问的技术 | |
| EP4515405B1 (en) | Exception return state lock parameter | |
| KR20250153235A (ko) | 어드레스 의존적 체크 | |
| TW202318210A (zh) | 用於處理密封能力之技術 | |
| EP4515404B1 (en) | Memory management | |
| TW202418067A (zh) | 堆疊指標切換有效性檢查 | |
| TW202319913A (zh) | 用於使用能力限制對記憶體存取之技術 | |
| TW202340955A (zh) | 使用能力約束記憶體存取之技術 |