TW202241121A - Set value auto-adjusting device and method thereof - Google Patents
Set value auto-adjusting device and method thereof Download PDFInfo
- Publication number
- TW202241121A TW202241121A TW110111753A TW110111753A TW202241121A TW 202241121 A TW202241121 A TW 202241121A TW 110111753 A TW110111753 A TW 110111753A TW 110111753 A TW110111753 A TW 110111753A TW 202241121 A TW202241121 A TW 202241121A
- Authority
- TW
- Taiwan
- Prior art keywords
- value
- mentioned
- limit value
- upper limit
- lower limit
- Prior art date
Links
Images
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/042—Programme control other than numerical control, i.e. in sequence controllers or logic controllers using digital processors
- G05B19/0423—Input/output
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B2219/00—Program-control systems
- G05B2219/20—Pc systems
- G05B2219/24—Pc safety
- G05B2219/24215—Scada supervisory control and data acquisition
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Automation & Control Theory (AREA)
- Feedback Control In General (AREA)
Abstract
Description
本發明之實施例主要係有關於一設定值自動調整技術,特別係有關於根據一觸發事件,判斷是否根據遞增值或遞減值調整設定值之設定值自動調整技術。The embodiments of the present invention are mainly related to an automatic setting value adjustment technology, especially related to a setting value automatic adjustment technology for judging whether to adjust the setting value according to an increment value or a decrement value according to a trigger event.
一般電子裝置要更改其之設定值時,都需要中央處理器介入去更改電子裝置之暫存器所儲存之設定值。舉例來說,當使用類比數位轉換器(Analog-to-digital converter,ADC)控制器來監控電路上的電壓時,會設定兩個設定值用來做為ADC值比對的上限值和下限值,以構成一個監控視窗(monitor window)。然而,監控視窗的範圍是固定的,若要變動監控視窗的範圍則需要中央處理器介入去更改ADC控制器之暫存器中所儲存之上限值和下限值。When a general electronic device wants to change its setting value, the central processing unit is required to intervene to change the setting value stored in the register of the electronic device. For example, when using an analog-to-digital converter (Analog-to-digital converter, ADC) controller to monitor the voltage on the circuit, two set values will be set as the upper limit and lower for ADC value comparison. Limits to form a monitor window. However, the range of the monitoring window is fixed, and if the range of the monitoring window is to be changed, the central processing unit needs to intervene to change the upper limit value and the lower limit value stored in the register of the ADC controller.
有鑑於上述先前技術之問題,本發明之實施例提供了一種設定值自動調整裝置和方法。In view of the above-mentioned problems in the prior art, embodiments of the present invention provide an automatic setting value adjustment device and method.
根據本發明之一實施例提供了一種設定值自動調整裝置。設定值自動調整裝置包括一第一暫存電路、一第二暫存電路、一控制邏輯電路和一比較電路。第一暫存電路儲存一遞增值和一遞減值。第二暫存電路儲存一第一設定值。控制邏輯電路耦接上述第一暫存電路和上述第二暫存電路,以及根據一觸發事件,判斷是否根據上述遞增值或上述遞減值調整上述第一設定值。比較電路耦接上述第二暫存電路和上述控制邏輯電路。上述比較電路接收一輸入值,且比較上述輸入值是否大於或等於上述第一設定值,以產生上述觸發事件給一中央處理器或一周邊裝置。According to an embodiment of the present invention, a set value automatic adjustment device is provided. The set value automatic adjustment device includes a first temporary storage circuit, a second temporary storage circuit, a control logic circuit and a comparison circuit. The first temporary storage circuit stores an increment value and a decrement value. The second temporary storage circuit stores a first setting value. The control logic circuit is coupled to the first temporary storage circuit and the second temporary storage circuit, and determines whether to adjust the first set value according to the increment value or the decrement value according to a trigger event. The comparison circuit is coupled to the second temporary storage circuit and the control logic circuit. The comparison circuit receives an input value, and compares whether the input value is greater than or equal to the first set value, so as to generate the trigger event to a central processing unit or a peripheral device.
根據一些實施例,第二暫存電路更儲存一第二設定值,其中上述第一設定值係一上限值,且上述第二設定值係一下限值。According to some embodiments, the second temporary storage circuit further stores a second set value, wherein the first set value is an upper limit value, and the second set value is a lower limit value.
根據一些實施例,設定值自動調整裝置更包括一比較電路。比較電路耦接第二暫存電路和控制邏輯電路。比較電路比較上述輸入值是否大於或等於上述上限值,和比較上述輸入值是否小於或等於上述下限值,以產生上述觸發事件。當上述輸入值大於或等於上述上限值時,控制邏輯電路根據上述觸發事件,將上述上限值和上述下限值加上上述遞增值,並根據調整後之上述上限值和上述下限值,更新儲存在上述第二暫存電路之上述上限值和上述下限值。當上述輸入值小於或等於上述下限值時,上述控制邏輯電路根據上述觸發事件,將上述上限值和上述下限值減掉上述遞減值,並根據調整後之上述上限值和上述下限值,更新儲存在上述第二暫存電路之上述上限值和上述下限值。According to some embodiments, the device for automatically adjusting the setting value further includes a comparison circuit. The comparison circuit is coupled to the second register circuit and the control logic circuit. The comparison circuit compares whether the input value is greater than or equal to the upper limit value and whether the input value is less than or equal to the lower limit value, so as to generate the trigger event. When the above-mentioned input value is greater than or equal to the above-mentioned upper limit value, the control logic circuit adds the above-mentioned upper limit value and the above-mentioned lower limit value to the above-mentioned incremental value according to the above-mentioned trigger event, and according to the adjusted above-mentioned upper limit value and the above-mentioned lower limit value, and update the above-mentioned upper limit value and the above-mentioned lower limit value stored in the above-mentioned second temporary storage circuit. When the above-mentioned input value is less than or equal to the above-mentioned lower limit value, the above-mentioned control logic circuit will subtract the above-mentioned decrement value from the above-mentioned upper limit value and the above-mentioned lower limit value according to the above-mentioned trigger event, and then adjust the above-mentioned upper limit value and the above-mentioned lower limit value according to the adjusted limit value, updating the above-mentioned upper limit value and the above-mentioned lower limit value stored in the above-mentioned second temporary storage circuit.
根據一些實施例,當上述輸入值大於或等於上述上限值,或上述輸入值小於或等於上述下限值時,比較電路將上述觸發事件傳送給中央處理器或周邊裝置。According to some embodiments, when the input value is greater than or equal to the upper limit value, or the input value is less than or equal to the lower limit value, the comparison circuit transmits the trigger event to the central processing unit or peripheral device.
根據一些實施例,中央處理器根據上述觸發事件,調整上述周邊裝置之設定值。According to some embodiments, the central processing unit adjusts the setting values of the peripheral devices according to the trigger events.
根據一些實施例,周邊裝置直接根據上述觸發事件,調整其之設定值。According to some embodiments, the peripheral device adjusts its setting value directly according to the above trigger event.
根據一些實施例,中央處理器提供上述遞增值、上述遞減值、上述第一設定值和上述第二設定值之初始值後,進入一睡眠模式。According to some embodiments, the central processing unit enters a sleep mode after providing initial values of the increment value, the decrement value, the first set value, and the second set value.
根據一些實施例,上述遞增值和上述遞減值可相同或不相同。According to some embodiments, the above-mentioned increment value and the above-mentioned decrement value may be the same or different.
根據本發明之一實施例提供了一種設定值自動調整方法。設定值自動調整方法適用一設定值自動調整裝置,其中上述設定值自動調整裝置用以接收一輸入值和傳輸一觸發事件,以觸發一中央處理器或一周邊裝置。設定值自動調整方法之步驟包括:藉由上述設定值自動調整裝置之一比較電路,比較上述輸入值是否大於或等於一第一設定值,以產生上述觸發事件;以及藉由上述設定值自動調整裝置之一控制邏輯電路,根據上述觸發事件,判斷是否根據一遞增值或一遞減值調整上述第一設定值,其中上述遞增值和上述遞減值儲存在上述設定值自動調整裝置之一第一暫存電路,且上述第一設定值儲存在上述設定值自動調整裝置之一第二暫存電路。An embodiment of the present invention provides a method for automatically adjusting a set value. The setting value automatic adjustment method is suitable for a setting value automatic adjustment device, wherein the above setting value automatic adjustment device is used to receive an input value and transmit a trigger event to trigger a central processing unit or a peripheral device. The steps of the automatic setting value adjustment method include: using a comparison circuit of the above-mentioned automatic setting value adjustment device to compare whether the above-mentioned input value is greater than or equal to a first setting value, so as to generate the above-mentioned trigger event; A control logic circuit of the device, according to the above-mentioned trigger event, judges whether to adjust the above-mentioned first set value according to an increment value or a decrement value, wherein the above-mentioned increment value and the above-mentioned decrement value are stored in one of the above-mentioned set value automatic adjustment devices. storage circuit, and the first set value is stored in a second temporary storage circuit of the set value automatic adjustment device.
關於本發明其他附加的特徵與優點,此領域之熟習技術人士,在不脫離本發明之精神和範圍內,當可根據本案實施方法中所揭露之設定值自動調整裝置和方法,做些許的更動與潤飾而得到。With regard to other additional features and advantages of the present invention, those skilled in the art can make some changes according to the set value automatic adjustment device and method disclosed in the implementation method of this case without departing from the spirit and scope of the present invention obtained with retouching.
本章節所敘述的是實施本發明之較佳方式,目的在於說明本發明之精神而非用以限定本發明之保護範圍,本發明之保護範圍當視後附之申請專利範圍所界定者為準。What is described in this chapter is the best way to implement the present invention. The purpose is to illustrate the spirit of the present invention and not to limit the protection scope of the present invention. .
第1圖係顯示根據本發明之一實施例所述之一設定值自動調整裝置100之方塊圖。如第1圖所示,設定值自動調整裝置100可包括至少一第一暫存電路110、一第二暫存電路120和一控制邏輯電路130。此外,注意地是,在第1圖中所示之方塊圖,僅係為了方便說明本發明之實施例,但本發明並不以第1圖為限。FIG. 1 is a block diagram showing an automatic setting
根據本發明一實施例,設定值自動調整裝置100可係一類比數位轉換器(Analog-to-digital converter,ADC)控制器或一脈波寬度調變(Pulse-width modulation, PWM) 控制器,但本發明並不以此為限。According to an embodiment of the present invention, the set value
根據本發明一實施例,第一暫存電路110可包括一暫存器(圖未顯示),用以儲存一遞增值和一遞減值。根據本發明另一實施例,第一暫存電路110可包括一第一暫存器(圖未顯示)和一第二暫存器(圖未顯示),其中第一暫存器用以儲存一遞增值且第二暫存器用以儲存一遞減值。根據本發明一實施例,遞增值和遞減值可相同或不相同。According to an embodiment of the present invention, the
根據本發明一實施例,第二暫存電路120可包括一暫存器(圖未顯示),用以儲存一第一設定值。根據本發明一實施例,第二暫存電路120可包括一第一暫存器(圖未顯示)和一第二暫存器(圖未顯示),其中第一暫存器用以儲存一第一設定值且第二暫存器用以儲存一第二設定值。According to an embodiment of the present invention, the second
根據本發明一實施例,第一暫存電路110所儲存之遞增值和遞減值之初始值和第二暫存電路120所儲存之第一設定值和第二設定值之初始值,係由一中央處理器(Central Processing Unit, CPU)300所提供。根據本發明一實施例,當中央處理器300設定好第一暫存電路110所儲存之遞增值和遞減值之初始值和第二暫存電路120所儲存之第一設定值和第二設定值之初始值後,中央處理器300可進入一睡眠模式。According to an embodiment of the present invention, the initial value of the increment value and the decrement value stored in the first
根據本發明一實施例,控制邏輯電路130可根據接收到之一觸發事件E
trigger,判斷是否根據儲存在第一暫存電路110之遞增值或遞減值調整儲存在第二暫存電路120之第一設定值(和第二設定值)。詳細之內容底下會以第2圖為例來做說明。
According to an embodiment of the present invention, the
第2圖係顯示根據本發明之一實施例所述之一設定值自動調整裝置200之方塊圖。設定值自動調整裝置200係一ADC控制器。如第2圖所示,設定值自動調整裝置200可包括至少一第一暫存電路210、一第二暫存電路220、一控制邏輯電路230和一比較電路240。注意地是,在第2圖中所示之方塊圖,僅係為了方便說明本發明之實施例,但本發明並不以第2圖為限。此外,第1圖所示之第一暫存電路110、第二暫存電路120和控制邏輯電路130可應用於第2圖之第一暫存電路210、第二暫存電路220和控制邏輯電路230。此外,根據本發明一實施例,第1圖所示之控制邏輯電路130亦可包含為第2圖之控制邏輯電路230和比較電路240。FIG. 2 is a block diagram showing an automatic setting
在此實施例中,第一暫存電路210可儲存一遞增值和一遞減值。第二暫存電路220可儲存一第一設定值和一第二設定值,其中第一設定值可係一上限值,且第二設定值可係一下限值。上限值和下限值可用以界定設定值自動調整裝置200(ADC控制器)之一監控視窗(monitor window)的範圍。In this embodiment, the
在此實施例中,當比較電路240接收到經由類比數位轉換器(ADC)(圖未顯示)轉換之一輸入值D
in(例如:將輸入電壓值轉換後之數位數值)後,比較電路240會將接收到之輸入值D
in和上限值以及下限值進行比對,以比較輸入值D
in是否大於或等於上限值,和比較輸入值D
in是否小於或等於下限值。當輸入值D
in大於或等於上限值,或輸入值D
in小於或等於下限值時,比較電路240會產生一觸發事件E
trigger,並將觸發事件E
trigger傳送給控制邏輯電路230。根據本發明一實施例,當輸入值D
in大於或等於上限值時,觸發事件E
trigger會係一第一數值,以及當輸入值D
in小於或等於下限值時,觸發事件E
trigger會係一第二數值。
In this embodiment, when the
控制邏輯電路230接收到觸發事件E
trigger後,控制邏輯電路230可根據觸發事件E
trigger,得知輸入值D
in係大於或等於上限值,或輸入值D
in係小於或等於下限值。當輸入值D
in大於或等於上限值時,控制邏輯電路230會將上限值和下限值加上遞增值,並將調整後之上限值和下限值回傳給第二暫存電路220,以更新儲存在第二暫存電路220之上限值和下限值。當輸入值D
in小於或等於下限值時,控制邏輯電路230會將上限值和下限值減掉遞減值,並將調整後之上限值和下限值會傳給第二暫存電路220,以更新儲存在第二暫存電路220之上限值和下限值。因此,在此實施例中,設定值自動調整裝置200(ADC控制器)可根據接收到之觸發事件E
trigger,自動去調整監控視窗的範圍(即調整上限值和下限值)。也就是說,在此實施例中,不需要中央處理器介入(即中央處理器不須被喚醒),設定值自動調整裝置200(ADC控制器)即可根據接收到之觸發事件E
trigger,自動去調整監控視窗的範圍,因而達到省電之效果。
After the
第二暫存電路220儲存之上限值和下限值更新後,比較電路240將會根據更新之上限值和下限值來判斷新接收到之輸入值D
in。
After the upper limit value and the lower limit value stored in the second
在此實施例中,比較電路240亦可將觸發事件E
trigger傳送給中央處理器或一周邊裝置(例如:PWM控制器、數位類比轉換器(Digital-to-analog converter,DAC)控制器、週邊記憶體直接存取 (Peripheral Direct Memory Access controller,PDMA) 控制器、 計時器(Timer)、通用型之輸入輸出 (General-Purpose Input/Output,GPIO)或類比比較器(Analog Comparator,ACMP)控制器,但本發明不以此為限)。
In this embodiment, the
根據本發明一實施例,中央處理器可根據觸發事件E trigger,調整周邊裝置之設定值。底下將會以第3圖來做說明。 According to an embodiment of the present invention, the central processing unit can adjust the setting values of the peripheral devices according to the trigger event E trigger . Figure 3 will be used below to illustrate.
根據本發明另一實施例,周邊裝置可直接從設定值自動調整裝置200接收觸發事件E
trigger,並根據觸發事件E
trigger,調整其之設定值。底下將會以第4圖來做說明。
According to another embodiment of the present invention, the peripheral device may directly receive the trigger event E trigger from the setting value
第3圖係顯示根據本發明之一實施例所述之調整一周邊裝置之設定值之示意圖。如第3圖所示,當比較電路240傳送一觸發事件E
trigger給中央處理器300後,中央處理器300可根據接收到之觸發事件E
trigger,去調整周邊裝置400(例如:一PWM控制器,但本發明不以此為限)之一工作(duty)設定值。
FIG. 3 is a schematic diagram showing adjusting a setting value of a peripheral device according to an embodiment of the present invention. As shown in FIG. 3, after the
第4圖係顯示根據本發明之另一實施例所述之調整一周邊裝置之設定值之示意圖。如第4圖所示,比較電路240可直接傳送一觸發事件E
trigger給周邊裝置400(例如:一PWM控制器,但本發明不以此為限)。周邊裝置400接收到觸發事件E
trigger後,可根據接收到之觸發事件E
trigger,直接調整其之工作(duty)設定值。具體來說,如第4圖所示,周邊裝置400可包含一第三暫存電路410、一第四暫存電路420和一第二控制邏輯電路430。在此實施例中,第1圖所示之第一暫存電路110、第二暫存電路120和控制邏輯電路130可應用於第4圖之第三暫存電路410、第四暫存電路420和第二控制邏輯電路430。
FIG. 4 is a schematic diagram showing adjusting a setting value of a peripheral device according to another embodiment of the present invention. As shown in FIG. 4 , the comparing
第三暫存電路410可用以儲存一遞增值和一遞減值。第四暫存電路420可用以儲存周邊裝置400之一工作(duty)設定值。第二控制邏輯電路430可根據接收到之觸發事件E
trigger,判斷係要將工作(duty)設定值加上遞增值,或係要將工作(duty)設定值減去遞減值。相較於第3圖之架構,在此實施例中之中,中央處理器300設定好第三暫存電路410所儲存之遞增值和遞減值之初始值和第四暫存電路420所儲存之工作(duty)設定值之初始值後,中央處理器300即可進入一睡眠模式。也就是說,中央處理器300不須被喚醒來調整周邊裝置400之工作(duty)設定值。因此,在此實施例中將可達到更省電之效果。底下將會以一應用例來說明第4圖之操作。
The third
底下之應用例將會參考第4圖來做說明。底下之範例係假設將設定值自動調整裝置200(即ADC控制器)實作在藉由旋鈕調整電燈之亮度。在此範例中,當旋鈕往順時針方向旋轉時,輸出的電壓會變大。反之,當旋鈕往逆時針方向旋轉時,輸出的電壓會變小。當ADC轉出的值(即輸入值D
in)越大,則周邊裝置400(例如:PWM控制器)輸出的工作(duty)設定值則越大,讓電燈亮度變亮。反之,當ADC轉出的值越小,則周邊裝置400輸出的工作(duty)設定值則越小,讓電燈亮度變暗。首先,中央處理器300會先設定相關設定值自動調整裝置200和周邊裝置400之暫存器的初始值,接著就進入睡眠模式。假設第一暫存電路210儲存之遞增值和遞減值之初始值為50、第二暫存電路220儲存之上限值為和下限值之初始值為600和500、第三暫存電路410儲存之遞增值和遞減值之初始值為100,且第四暫存電路420儲存之工作(duty)設定值之初始值為1000。
The following application examples will be explained with reference to Figure 4. The example below assumes that the setting value automatic adjustment device 200 (ie, the ADC controller) is implemented to adjust the brightness of an electric lamp through a knob. In this example, when the knob is turned clockwise, the output voltage will increase. Conversely, when the knob is turned counterclockwise, the output voltage will decrease. When the value converted from the ADC (ie, the input value D in ) is larger, the duty setting value output by the peripheral device 400 (eg, the PWM controller) is larger, so that the brightness of the lamp becomes brighter. Conversely, when the value converted by the ADC is smaller, the duty setting value output by the
當ADC轉出的值為550時,不會觸發觸發事件E
trigger的產生。當旋鈕往順時針方向慢慢轉動時,則ADC轉出的值也慢慢變大。當ADC轉出的值為610時,會滿足大於上限值的條件。此時,控制邏輯電路230會將上限值和遞增值的值做相加運算(即600+50=650),以及將上限值更新為650。此外,控制邏輯電路230會將下限值和遞增值做相加運算(即500+50=550),以及將下限值更新為550。此時,比較電路240亦會發送觸發事件E
trigger給周邊裝置400。第二控制邏輯電路430會根據收到觸發事件E
trigger,將工作(duty)設定值和遞增值做相加運算(即1000 + 100 = 1100),並將工作(duty)設定值更新為1100。
When the value converted by the ADC is 550, the generation of the trigger event E trigger will not be triggered. When the knob is slowly turned clockwise, the value turned out by the ADC will gradually increase. When the value transferred by the ADC is 610, the condition of being greater than the upper limit value will be met. At this time, the
當新接受到之ADC轉出的值為540時,會滿足小於更新後之下限值的條件。此時,控制邏輯電路230會將下限值和遞減值的值做相減運算(即550-50=500),以及將下限值更新為500。此外,控制邏輯電路230會將上限值和遞減值的值做相減運算(即650-50=600),以及將上限值更新為600。此時,比較電路240亦會發送觸發事件E
trigger給周邊裝置400。第二控制邏輯電路430會根據收到觸發事件E
trigger,將工作(duty)設定值和遞減值做相減運算(即1100-100=1000),並將工作(duty)設定值更新為1000。
When the value transferred from the newly received ADC is 540, the condition of being less than the updated lower limit value will be met. At this time, the
特別說明地是,上述範例僅係用以說明本發明之實施例,但本發明並不以此為限。In particular, the above examples are only used to illustrate the embodiments of the present invention, but the present invention is not limited thereto.
第5圖係根據本發明之一實施例所述之設定值自動調整方法之流程圖。設定值自動調整方法適用設定值自動調整裝置100。在步驟S510,藉由設定值自動調整裝置100之一比較電路比較一輸入值是否大於或等於一第一設定值,以產生一觸發事件。在步驟S520,藉由設定值自動調整裝置100之一控制邏輯電路,根據上述觸發事件,判斷是否根據一遞增值或一遞減值調整一第一設定值,其中遞增值和遞減值儲存在設定值自動調整裝置100之一第一暫存電路,且第一設定值儲存在設定值自動調整裝置100之一第二暫存電路。FIG. 5 is a flow chart of a method for automatically adjusting a set value according to an embodiment of the present invention. The set value automatic adjustment method is applicable to the set value
在此實施例中,第二暫存電路更可儲存一第二設定值,其中第一設定值可係一上限值,且第二設定值可係一下限值。在此實施例中,遞增值和遞減值可相同或不相同。In this embodiment, the second temporary storage circuit can further store a second set value, wherein the first set value can be an upper limit value, and the second set value can be a lower limit value. In this embodiment, the increment value and decrement value may or may not be the same.
在此實施例中,設定值自動調整方法之步驟更可包括,設定值自動調整裝置100之一比較電路會比較輸入值是否大於或等於上限值,和比較輸入值是否小於或等於下限值,以產生觸發事件。當輸入值大於或等於上限值時,控制邏輯電路根據觸發事件,將上限值和下限值加上遞增值,並根據調整後之上限值和下限值,更新儲存在第二暫存電路之上限值和下限值。當輸入值小於或等於下限值時,控制邏輯電路根據觸發事件,將上限值和下限值減掉遞減值,並根據調整後之上限值和下限值,更新儲存在第二暫存電路之上限值和下限值。In this embodiment, the steps of the method for automatically adjusting the set value may further include that the comparison circuit of the automatic set
在此實施例中,設定值自動調整方法之步驟更可包括,當輸入值大於或等於上限值,或輸入值小於或等於下限值時,比較電路將觸發事件傳送給一中央處理器或一周邊裝置。在一實施例中,中央處理器根據觸發事件,調整周邊裝置之設定值。在另一實施例中,周邊裝置直接根據觸發事件,調整其之設定值。In this embodiment, the steps of the automatic setting value adjustment method may further include, when the input value is greater than or equal to the upper limit value, or the input value is less than or equal to the lower limit value, the comparison circuit sends a trigger event to a central processing unit or A peripheral device. In one embodiment, the central processing unit adjusts the setting values of the peripheral devices according to the trigger event. In another embodiment, the peripheral device directly adjusts its setting value according to the trigger event.
在此實施例中,一中央處理器可用以提供遞增值、遞減值、第一設定值和第二設定值之初始值給設定值自動調整裝置100後,然後進入一睡眠模式。In this embodiment, a central processing unit can be used to provide the increment value, the decrement value, the initial value of the first set value and the second set value to the set value
第6圖係根據本發明之另一實施例所述之設定值自動調整方法之流程圖。設定值自動調整方法適用設定值自動調整裝置200。在步驟S610,設定值自動調整裝置200從一中央處理器取得遞增值、遞減值、第一設定值和第二設定值之初始值。遞增值和遞減值係儲存在設定值自動調整裝置200之一第一暫存電路,且第一設定值和第二設定值係儲存在設定值自動調整裝置200之一第二暫存電路。在此實施例中,第一設定值可係一上限值,且第二設定值可係一下限值。FIG. 6 is a flow chart of a method for automatically adjusting setting values according to another embodiment of the present invention. The set value automatic adjustment method is applicable to the set value
在步驟S620,設定值自動調整裝置200之一比較電路會比較一輸入值是否大於或等於上限值,以決定是否產生觸發事件。當輸入值大於或等於上限值時,進行步驟S630。在步驟S630,設定值自動調整裝置200之一控制邏輯電路根據觸發事件,將上限值和下限值加上遞增值,並根據調整後之上限值和下限值,更新儲存在第二暫存電路之上限值和下限值。In step S620, a comparison circuit of the automatic setting
當輸入值未大於或等於上限值時,進行步驟S640。在步驟S640,比較電路會比較輸入值是否小於或等於下限值,以決定是否產生觸發事件。當輸入值小於或等於下限值時,進行步驟S650。在步驟S650,控制邏輯電路根據觸發事件,將上限值和下限值減掉遞減值,並根據調整後之上限值和下限值,更新儲存在第二暫存電路之上限值和下限值。When the input value is not greater than or equal to the upper limit, go to step S640. In step S640, the comparing circuit compares whether the input value is less than or equal to the lower limit value to determine whether to generate a trigger event. When the input value is less than or equal to the lower limit, go to step S650. In step S650, the control logic circuit subtracts the decrement value from the upper limit value and the lower limit value according to the trigger event, and updates the upper limit value and the lower limit value stored in the second temporary storage circuit according to the adjusted upper limit value and lower limit value lower limit.
根據本發明另一實施例,步驟S620和步驟S640之順序可以對調。According to another embodiment of the present invention, the order of step S620 and step S640 may be reversed.
當第二暫存電路之上限值和下限值更新後,會進行步驟S660。在步驟S660,比較電路會將觸發事件傳送給中央處理器或一周邊裝置。After the upper limit value and the lower limit value of the second temporary storage circuit are updated, step S660 will be performed. In step S660, the comparison circuit transmits the trigger event to the CPU or a peripheral device.
根據本發明提出之設定值自動調整方法,設定值自動調整裝置不需要藉由中央處理器,即可自行自動調整其之設定值。因此,將可達成省電之效果。According to the automatic setting value adjustment method proposed by the present invention, the setting value automatic adjustment device can automatically adjust its setting value without using the central processing unit. Therefore, the effect of power saving will be achieved.
本說明書中以及申請專利範圍中的序號,例如「第一」、「第二」等等,僅係為了方便說明,彼此之間並沒有順序上的先後關係。The serial numbers in this specification and the scope of the patent application, such as "first", "second", etc., are only for convenience of description, and there is no sequential relationship between them.
本發明之說明書所揭露之方法和演算法之步驟,可直接透過執行一處理器直接應用在硬體以及軟體模組或兩者之結合上。一軟體模組(包括執行指令和相關數據)和其它數據可儲存在數據記憶體中,像是隨機存取記憶體(RAM)、快閃記憶體(flash memory)、唯讀記憶體(ROM)、可抹除可規化唯讀記憶體(EPROM)、電子可抹除可規劃唯讀記憶體(EEPROM)、暫存器、硬碟、可攜式硬碟、光碟唯讀記憶體(CD-ROM)、DVD或在此領域習之技術中任何其它電腦可讀取之儲存媒體格式。一儲存媒體可耦接至一機器裝置,舉例來說,像是電腦/處理器(爲了說明之方便,在本說明書以處理器來表示),上述處理器可透過來讀取資訊(像是程式碼),以及寫入資訊至儲存媒體。一儲存媒體可整合一處理器。一特殊應用積體電路(ASIC)包括處理器和儲存媒體。一用戶設備則包括一特殊應用積體電路。換句話說,處理器和儲存媒體以不直接連接用戶設備的方式,包含於用戶設備中。此外,在一些實施例中,任何適合電腦程序之產品包括可讀取之儲存媒體,其中可讀取之儲存媒體包括和一或多個所揭露實施例相關之程式碼。在一些實施例中,電腦程序之產品可包括封裝材料。The steps of the methods and algorithms disclosed in the description of the present invention can be directly applied to hardware and software modules or a combination of the two by executing a processor. A software module (including execution instructions and associated data) and other data can be stored in data memory, such as random access memory (RAM), flash memory (flash memory), read only memory (ROM) , Erasable Programmable Read-Only Memory (EPROM), Electronically Erasable Programmable Read-Only Memory (EEPROM), Temporary Register, Hard Disk, Portable Hard Disk, Compact Disk Read-Only Memory (CD- ROM), DVD, or any other computer-readable storage medium format within the skill of the art. A storage medium can be coupled to a machine device, for example, such as a computer/processor (for the convenience of description, it is represented by a processor in this specification), and the above-mentioned processor can read information (such as a program) code), and write the information to the storage medium. A storage medium can integrate a processor. An application specific integrated circuit (ASIC) includes a processor and storage media. A user equipment includes an ASIC. In other words, the processor and the storage medium are included in the user equipment without being directly connected to the user equipment. Furthermore, in some embodiments, any product suitable for a computer program includes a readable storage medium that includes code associated with one or more disclosed embodiments. In some embodiments, the product of the computer program may include packaging materials.
以上段落使用多種層面描述。顯然的,本文的教示可以多種方式實現,而在範例中揭露之任何特定架構或功能僅為一代表性之狀況。根據本文之教示,任何熟知此技藝之人士應理解在本文揭露之各層面可獨立實作或兩種以上之層面可以合併實作。The above paragraphs use various levels of description. Obviously, the teachings herein can be implemented in many ways, and any specific structure or function disclosed in the examples is only a representative situation. According to the teaching of this article, any person familiar with the art should understand that each aspect disclosed in this article can be implemented independently or two or more aspects can be implemented in combination.
雖然本揭露已以實施例揭露如上,然其並非用以限定本揭露,任何熟習此技藝者,在不脫離本揭露之精神和範圍內,當可作些許之更動與潤飾,因此發明之保護範圍當視後附之申請專利範圍所界定者為準。Although the disclosure has been disclosed above with the embodiment, it is not intended to limit the disclosure. Anyone who is familiar with this technology can make some changes and modifications without departing from the spirit and scope of the disclosure. Therefore, the protection scope of the invention The ones defined in the scope of the attached patent application shall prevail.
100、200:設定值自動調整裝置
110、210:第一暫存電路
120、220:第二暫存電路
130、230:控制邏輯電路
240:比較電路
300:中央處理器
400:周邊裝置
410:第三暫存電路
420:第四暫存電路
430:第二控制邏輯電路
D
in:輸入值
E
trigger:觸發事件
S510、S610~S660:步驟
100, 200: set value
第1圖係顯示根據本發明之一實施例所述之一設定值自動調整裝置100之方塊圖。
第2圖係顯示根據本發明之一實施例所述之一設定值自動調整裝置200之方塊圖。
第3圖係顯示根據本發明之一實施例所述之調整一周邊裝置之設定值之示意圖。
第4圖係顯示根據本發明之另一實施例所述之調整一周邊裝置之設定值之示意圖。
第5圖係根據本發明之一實施例所述之一設定值自動調整方法之流程圖。
第6圖係根據本發明之另一實施例所述之設定值自動調整方法之流程圖。
FIG. 1 is a block diagram showing an automatic setting
100:設定值自動調整裝置 100: Set value automatic adjustment device
110:第一暫存電路 110: the first temporary storage circuit
120:第二暫存電路 120: the second temporary storage circuit
130:控制邏輯電路 130: Control logic circuit
Etrigger:觸發事件 E trigger : trigger event
Claims (10)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW110111753A TWI770918B (en) | 2021-03-31 | 2021-03-31 | Set value auto-adjusting device and method thereof |
CN202111079870.9A CN115145183A (en) | 2021-03-31 | 2021-09-15 | Device and method for automatically adjusting set value |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW110111753A TWI770918B (en) | 2021-03-31 | 2021-03-31 | Set value auto-adjusting device and method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
TWI770918B TWI770918B (en) | 2022-07-11 |
TW202241121A true TW202241121A (en) | 2022-10-16 |
Family
ID=83405435
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW110111753A TWI770918B (en) | 2021-03-31 | 2021-03-31 | Set value auto-adjusting device and method thereof |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN115145183A (en) |
TW (1) | TWI770918B (en) |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW369771B (en) * | 1998-06-01 | 1999-09-11 | Transpacific Optics Llc | VGA color signal auto-gain regulator for monitors |
US7254507B2 (en) * | 2003-08-27 | 2007-08-07 | Matsushita Electric Industrial Co., Ltd. | Analog circuit automatic calibration system |
JP4458968B2 (en) * | 2004-07-23 | 2010-04-28 | 三洋電機株式会社 | Automatic level adjustment circuit |
TWI441527B (en) * | 2010-06-07 | 2014-06-11 | Hannstar Display Corp | Audio signal adjusting system and method |
TWI429201B (en) * | 2011-02-25 | 2014-03-01 | Himax Media Solutions Inc | Self-calibration method of analog-to-digital converter |
TWI571064B (en) * | 2011-08-19 | 2017-02-11 | 路梅戴尼科技公司 | Time domain switched analog-to-digital converter apparatus and methods |
US9157939B2 (en) * | 2012-08-09 | 2015-10-13 | Infineon Technologies Ag | System and device for determining electric voltages |
TWI476382B (en) * | 2013-03-08 | 2015-03-11 | Lite On Singapore Pte Ltd | Ambient light sensor with automatic gain control |
JP5847106B2 (en) * | 2013-03-25 | 2016-01-20 | 株式会社フジキン | Pressure flow control device with flow monitor. |
TWI575229B (en) * | 2016-01-08 | 2017-03-21 | 聯笙電子股份有限公司 | Signal Processing Method and Sensor Thereof |
JP6426652B2 (en) * | 2016-04-15 | 2018-11-21 | ファナック株式会社 | Digital control power supply and production management system |
CN107613230B (en) * | 2017-08-25 | 2020-06-09 | 电子科技大学 | High-resolution large-dynamic-range digital reading device and reading method thereof |
TWI642951B (en) * | 2018-03-14 | 2018-12-01 | 明泰科技股份有限公司 | Online voltage adaptive modulation system |
US10447291B1 (en) * | 2018-09-14 | 2019-10-15 | Linear Technology Holding, LLC | High dynamic range analog-to-digital converter |
-
2021
- 2021-03-31 TW TW110111753A patent/TWI770918B/en active
- 2021-09-15 CN CN202111079870.9A patent/CN115145183A/en active Pending
Also Published As
Publication number | Publication date |
---|---|
TWI770918B (en) | 2022-07-11 |
CN115145183A (en) | 2022-10-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10595373B2 (en) | Methods and apparatuses to provide dimming for a light emitting diode system | |
US20150176589A1 (en) | Method for controlling fan speed of electronic apparatus and electronic apparatus using the same | |
US8662858B2 (en) | Generating a PWM signal dependent on a duty cycle having a piecewise linear relationship with temperature | |
CN107560071B (en) | Control method of remote controller, remote controller and storage medium | |
JP2007509593A (en) | Overall feedforward switching power supply control | |
JP2006221641A (en) | Control of cooling system for computer | |
TW201628459A (en) | Light emitting diode driver | |
US20030128509A1 (en) | Bios controlled cooling for computer systems | |
TW202241121A (en) | Set value auto-adjusting device and method thereof | |
JPH1145782A (en) | Dimmer monitor control system | |
CN111163558B (en) | Dimming curve correction method and unit, LED lighting device and storage medium | |
US9013073B2 (en) | System and method for balancing input current with parallel power supplies | |
CN115731882A (en) | Screen brightness adjusting method, device, equipment and storage medium | |
US11221593B2 (en) | Correction control method of hidden switch with fuzzy inference system | |
US20100205424A1 (en) | Method for booting computer system automatically | |
JPS59226514A (en) | A-d converter | |
TWI786972B (en) | Display device, method for building current correction values and current correction system | |
JP4367361B2 (en) | Transmission equipment | |
US11715402B2 (en) | Electronic device with display panel and control method for updating brightness limit of display panel based on temperature | |
TWI220442B (en) | Multi-speed intelligent fan speed control method | |
JPH07203672A (en) | Power supply employing pwm control system | |
CN113709934B (en) | Lamp control method, device, lamp and storage medium | |
CN113260113B (en) | LED drive control method and device capable of steplessly setting constant illumination value | |
JP3527620B2 (en) | LCD backlight control device | |
JP2011010503A (en) | Constant voltage generating circuit and lcd device employing the same |