TW202207381A - Copper base substrate - Google Patents

Copper base substrate Download PDF

Info

Publication number
TW202207381A
TW202207381A TW110111517A TW110111517A TW202207381A TW 202207381 A TW202207381 A TW 202207381A TW 110111517 A TW110111517 A TW 110111517A TW 110111517 A TW110111517 A TW 110111517A TW 202207381 A TW202207381 A TW 202207381A
Authority
TW
Taiwan
Prior art keywords
insulating layer
copper
base substrate
substrate
copper base
Prior art date
Application number
TW110111517A
Other languages
Chinese (zh)
Inventor
石川史朗
原慎太郎
Original Assignee
日商三菱綜合材料股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日商三菱綜合材料股份有限公司 filed Critical 日商三菱綜合材料股份有限公司
Publication of TW202207381A publication Critical patent/TW202207381A/en

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/12Mountings, e.g. non-detachable insulating substrates
    • H01L23/14Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • H01L23/142Metallic substrates having insulating layers
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B32LAYERED PRODUCTS
    • B32BLAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
    • B32B15/00Layered products comprising a layer of metal
    • B32B15/01Layered products comprising a layer of metal all layers being exclusively metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/12Mountings, e.g. non-detachable insulating substrates
    • H01L23/14Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • H01L23/145Organic substrates, e.g. plastic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3735Laminates or multilayers, e.g. direct bond copper ceramic substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3737Organic materials with or without a thermoconductive filler
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/03Use of materials for the substrate
    • H05K1/05Insulated conductive substrates, e.g. insulated metal substrate
    • H05K1/056Insulated conductive substrates, e.g. insulated metal substrate the metal substrate being covered by an organic insulating layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/64Heat extraction or cooling elements
    • H01L33/641Heat extraction or cooling elements characterized by the materials
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0271Arrangements for reducing stress or warp in rigid printed circuit boards, e.g. caused by loads, vibrations or differences in thermal expansion
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/181Printed circuits structurally associated with non-printed electric components associated with surface mounted components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/01Dielectrics
    • H05K2201/0137Materials
    • H05K2201/0154Polyimide
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/01Dielectrics
    • H05K2201/0183Dielectric layers
    • H05K2201/0191Dielectric layers wherein the thickness of the dielectric plays an important role
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/02Fillers; Particles; Fibers; Reinforcement materials
    • H05K2201/0203Fillers and particles
    • H05K2201/0206Materials
    • H05K2201/0209Inorganic, non-metallic particles
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007Types of components
    • H05K2201/10015Non-printed capacitor
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007Types of components
    • H05K2201/10022Non-printed resistor
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007Types of components
    • H05K2201/10075Non-printed oscillator
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007Types of components
    • H05K2201/10121Optical component, e.g. opto-electronic component
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007Types of components
    • H05K2201/10166Transistor

Abstract

A copper base substrate of the present invention comprises a copper substrate, an insulating layer, and a circuit layer that are stacked in this order. The ratio of the thickness (unit: [mu]m) with respect to the modulus of elasticity (unit: GPa) at 100 DEG C of the insulating layer is at least 50. The circuit layer has the modulus of elasticity of 100 GPa or less at 100 DEG C.

Description

銅基底基板Copper base substrate

本發明係有關銅基底基板。 本發明係根據於2020年3月13日,日本申請之日本特願2020-065163號主張優先權,將此內容援用於此。The present invention relates to a copper base substrate. The present invention claims priority based on Japanese Patent Application No. 2020-065163 filed on March 13, 2020, the content of which is incorporated herein by reference.

做為用以安裝半導體元件或LED等之電子零件之基板之一種,已知有金屬基材基板。金屬基材基板係將金屬基板、和絕緣層、和電路層以此順序層積之層積體。絕緣層係一般而言,由包含絕緣性或耐電壓性優異之樹脂、和熱傳導性優異之無機物填料之絕緣性組成物所形成。電子零件係於電路層之上,藉由銲錫加以安裝。如此構成之金屬基材基板中,於電子零件所產生之熱係隔著絕緣層,傳達至金屬基板,從金屬基板散熱至外部。A metal base substrate is known as one of the substrates for mounting electronic components such as semiconductor elements and LEDs. The metal base substrate is a laminate in which a metal substrate, an insulating layer, and a circuit layer are laminated in this order. The insulating layer is generally formed of an insulating composition containing a resin having excellent insulating properties or withstand voltage and an inorganic filler having excellent thermal conductivity. Electronic components are mounted on the circuit layer by soldering. In the metal base substrate thus constituted, the heat generated by the electronic components is transmitted to the metal substrate through the insulating layer, and is dissipated from the metal substrate to the outside.

金屬基材基板中,金屬基材基板、和於該金屬基材基板藉由銲錫接合之電子零件之熱膨脹率之差異大時,經由電子零件之開/關或外部環境所造成冷熱周期,在於接合電子零件與金屬基材基板之電路層之銲錫,賦予之應力會變大,因而有產生銲錫龜裂之情形。為此,有使金屬基材基板之絕緣層之彈性率變低,將經由金屬基材基板之金屬基板與電子零件之熱膨脹率之差,以絕緣層加以緩和之檢討方案(專利文獻1、2)。 [先前技術文獻] [專利文獻]Among the metal substrate substrates, when the thermal expansion rate of the metal substrate substrate and the electronic components joined by soldering on the metal substrate substrate is greatly different, the cooling and heating cycles caused by the opening/closing of the electronic components or the external environment are used in the bonding. The stress imparted by the soldering of the circuit layer of electronic components and metal substrate substrates will increase, so that solder cracks may occur. For this reason, there is a review plan to reduce the elastic modulus of the insulating layer of the metal base substrate, and to reduce the difference in thermal expansion coefficient between the metal substrate and the electronic component via the metal base substrate with the insulating layer (Patent Documents 1 and 2). ). [Prior Art Literature] [Patent Literature]

[專利文獻1]日本特開平11-87866號公報 [專利文獻2]日本特開2016-111171號公報[Patent Document 1] Japanese Patent Application Laid-Open No. 11-87866 [Patent Document 2] Japanese Patent Laid-Open No. 2016-111171

[發明欲解決之課題][The problem to be solved by the invention]

抑制安裝電子零件時之冷熱周期所造成銲錫龜裂之產生,為提升對於冷熱周期之可靠性,經由降低金屬基材基板之絕緣層之彈性率,易於變形絕緣層,有效緩和金屬基材之膨脹所造成之熱應力。但是,存在電路層之膨脹所造成對銲錫之應力之故,僅降低金屬基材基板之絕緣層之彈性率,提升對於冷熱周期之可靠性上有其極限。Suppresses the generation of solder cracks caused by the cooling and heating cycle when installing electronic components. In order to improve the reliability of the cooling and heating cycle, by reducing the elastic modulus of the insulating layer of the metal substrate substrate, it is easy to deform the insulating layer and effectively alleviate the expansion of the metal substrate. caused by thermal stress. However, due to the stress on the solder caused by the expansion of the circuit layer, only the elastic modulus of the insulating layer of the metal base substrate is reduced, and there is a limit to improving the reliability of the cooling and heating cycle.

本發明係有鑑於上述情事而成,提供安裝電子零件時之對於冷熱周期之可靠性優異之金屬基材基板為目的。 [為解決課題之手段]The present invention has been made in view of the above-mentioned circumstances, and an object of the present invention is to provide a metal base substrate excellent in reliability with respect to a cooling and heating cycle when mounting electronic components. [Means for solving problems]

為解決上述課題,本發明之金屬基材基板係銅基板、和絕緣膜、和電路層以此順序層積之銅基底基板中,前述絕緣層係對於100℃之彈性率(單位:GPa)之厚度(單位:μm)之比為50以上,前記電路層係100℃之彈性率為100GPa以下為特徵。In order to solve the above-mentioned problems, the metal base substrate of the present invention is a copper base substrate in which a copper substrate, an insulating film, and a circuit layer are laminated in this order, wherein the insulating layer is a ratio of the elastic modulus (unit: GPa) to 100°C. The ratio of the thickness (unit: μm) is 50 or more, and the elastic modulus of the circuit layer at 100° C. mentioned above is 100 GPa or less.

根據本發明之銅基底基板時,絕緣層係對於100℃之彈性率(單位:GPa)之厚度(單位:μm)之比為大到50以上之故,絕緣層則易於變形,可將冷熱周期所造成金屬基板與電子零件之熱膨脹率之差,以絕緣層加以緩和。又,電路層係100℃之彈性率低至100GPa以下故,可使冷熱周期所造成電路層與電子零件之熱膨脹率之差變小。因此,經由冷熱周期,可使賦予接合電子零件與銅基底基板之電路層之銲錫之應力變小。因此,本發明之銅基底基板係提升安裝電子零件時之對於冷熱周期之可靠性。According to the copper base substrate of the present invention, since the ratio of the thickness (unit: μm) of the insulating layer to the modulus of elasticity (unit: GPa) at 100° C. is greater than 50, the insulating layer is easily deformed, and the cycle of cooling and heating can be changed. The resulting difference in thermal expansion between the metal substrate and the electronic components is mitigated by an insulating layer. In addition, since the elastic modulus of the circuit layer at 100°C is as low as 100GPa or less, the difference between the thermal expansion coefficients of the circuit layer and the electronic components caused by the cycle of cooling and heating can be reduced. Therefore, through the cycle of cooling and heating, the stress applied to the solder of the circuit layer that joins the electronic component and the copper base substrate can be reduced. Therefore, the copper base substrate of the present invention improves the reliability of the cooling and heating cycles when mounting electronic components.

在此,於本發明之銅基底基板中,前述絕緣層係可包含聚醯亞胺樹脂、聚醯胺醯亞胺樹脂、或此等之混合物之樹脂。 此時,絕緣層包含此等之樹脂之故,提升銅基底基板之絕緣性、耐電壓性、化學承受性及機械特性。Here, in the copper base substrate of the present invention, the insulating layer may include polyimide resin, polyimide resin, or a mixture of these resins. At this time, since the insulating layer contains these resins, the insulating properties, voltage resistance, chemical resistance and mechanical properties of the copper base substrate are improved.

又,本發明之銅基底基板中,前述絕緣層係包含無機物填料,前述無機物填料之平均粒子徑可為0.1μm以上20μm以下之範圍內, 此時,絕緣層包含上述之無機物填料之故,提升銅基底基板之熱傳導性和耐電壓性。In addition, in the copper base substrate of the present invention, the insulating layer contains an inorganic filler, and the average particle size of the inorganic filler can be in the range of 0.1 μm or more and 20 μm or less. At this time, since the insulating layer contains the above-mentioned inorganic filler, the thermal conductivity and withstand voltage of the copper base substrate are improved.

又,本發明之銅基底基板中,前述電路層可由銅箔、銅合金箔、鋁箔或鋁合金箔所成者。 此時,電路層由銅箔、銅合金箔、鋁箔或鋁合金箔所成之故,由於導電度高,可使電路層變薄。 [發明效果]Furthermore, in the copper base substrate of the present invention, the circuit layer may be made of copper foil, copper alloy foil, aluminum foil, or aluminum alloy foil. At this time, since the circuit layer is made of copper foil, copper alloy foil, aluminum foil or aluminum alloy foil, the circuit layer can be thinned due to high conductivity. [Inventive effect]

根據本發明時,可提供安裝電子零件時之對於冷熱周期之可靠性優異之銅基底基板。According to the present invention, it is possible to provide a copper base substrate excellent in reliability with respect to cooling and heating cycles when mounting electronic components.

以下,對於本發明之一實施形態,參照附件圖面加以說明。 圖1係關於本發明之一實施形態之銅基底基板之概略剖面圖。 圖1中,銅基底基板10係將銅基板20、和絕緣層30、和電路層40以此順序層積之層積體。於銅基底基板10之電路層40之上,藉由銲錫50,安裝電子零件60之端子61。Hereinafter, an embodiment of the present invention will be described with reference to the attached drawings. FIG. 1 is a schematic cross-sectional view of a copper base substrate according to an embodiment of the present invention. In FIG. 1, the copper base substrate 10 is a laminate in which the copper substrate 20, the insulating layer 30, and the circuit layer 40 are laminated in this order. On the circuit layer 40 of the copper base substrate 10 , the terminals 61 of the electronic components 60 are mounted by the solder 50 .

銅基板20係成為銅基底基板10之基礎之構件。銅基板20係由銅或銅合金所成。The copper substrate 20 is a member that becomes the basis of the copper base substrate 10 . The copper substrate 20 is made of copper or copper alloy.

絕緣層30係為絕緣銅基板20與和電路層40之層。絕緣層30係由包含絕緣性樹脂31與無機物填料32之絕緣性樹脂組成物組成物所形成。令絕緣層30由包含絕緣性高之絕緣性樹脂31、和熱傳導度高之無機物填料32之絕緣性樹脂組成物組成物所形成,可維持絕緣性下,更為減低由電路層40至銅基板20之銅基底基板10整體之熱阻抗。The insulating layer 30 is a layer between the insulating copper substrate 20 and the circuit layer 40 . The insulating layer 30 is formed of an insulating resin composition including an insulating resin 31 and an inorganic filler 32 . The insulating layer 30 is formed of an insulating resin composition including an insulating resin 31 with high insulating properties and an inorganic filler 32 with high thermal conductivity, so that the insulating properties can be maintained, and the distance from the circuit layer 40 to the copper substrate can be reduced. 20 is the thermal resistance of the copper base substrate 10 as a whole.

絕緣性樹脂31係包含聚醯亞胺樹脂、聚醯胺醯亞胺樹脂、或此等之混合物為佳。此等之樹脂係絕緣性、耐電壓性、化學承受性及機械特性等之特性優異之故,提升銅基底基板10之此等特性。The insulating resin 31 preferably contains polyimide resin, polyimide resin, or a mixture thereof. Since these resins are excellent in properties such as insulation, withstand voltage, chemical resistance, and mechanical properties, these properties of the copper base substrate 10 are improved.

無機物填料32係平均粒子徑為0.1μm以上20μm以下之範圍內為佳。藉由無機物填料32之平均粒子徑係0.1μm以上時,提升絕緣層30之熱傳導性。藉由無機物填料32之平均粒子徑係20μm以下時,提升絕緣層30之耐電壓性。又,無機物填料32之平均粒子徑為上述之範圍內時,無機物填料32難以形成凝聚粒子,於絕緣性樹脂31中易於均勻分散無機物填料32。無機物填料32不形成凝聚粒子,做為一次粒子或接近於此之微細之粒子,分散於絕緣性樹脂31時,絕緣層30之耐電壓性則提升。從提升絕緣層30之熱傳導性之觀點視之,無機物填料32之平均粒子徑係0.3μm以上20μm以下之範圍內為佳。The inorganic filler 32 preferably has an average particle diameter within a range of 0.1 μm or more and 20 μm or less. When the average particle diameter of the inorganic filler 32 is 0.1 μm or more, the thermal conductivity of the insulating layer 30 is improved. When the average particle diameter of the inorganic filler 32 is 20 μm or less, the withstand voltage of the insulating layer 30 is improved. In addition, when the average particle diameter of the inorganic filler 32 is within the above-mentioned range, it is difficult for the inorganic filler 32 to form aggregated particles, and the inorganic filler 32 is easily dispersed uniformly in the insulating resin 31 . The inorganic filler 32 does not form aggregated particles, and when it is dispersed in the insulating resin 31 as primary particles or fine particles close to it, the withstand voltage of the insulating layer 30 is improved. From the viewpoint of improving the thermal conductivity of the insulating layer 30 , the average particle diameter of the inorganic filler 32 is preferably in the range of 0.3 μm or more and 20 μm or less.

絕緣層30之無機物填料32之含有量係50體積%以上85體積%以下之範圍內為佳。藉由無機物填料32之含有量為50體積%μm以上時,提升絕緣層30之熱傳導性。另一方面,藉由無機物填料32之含有量為85體積%μm以下時,提升絕緣層30之耐電壓性。又,無機物填料32之含有量在上述之範圍內時,易於絕緣性樹脂31中均勻分散無機物填料32。無機物填料32均勻分散於絕緣性樹脂31時,絕緣層30之機械性強度則提升。從提升絕緣層30之熱傳導性之觀點視之,無機物填料32之含有量係50體積%以上80體積%以下之範圍內為更佳。The content of the inorganic filler 32 in the insulating layer 30 is preferably in the range of not less than 50% by volume and not more than 85% by volume. When the content of the inorganic filler 32 is 50 vol % μm or more, the thermal conductivity of the insulating layer 30 is improved. On the other hand, when the content of the inorganic filler 32 is 85 vol % μm or less, the withstand voltage of the insulating layer 30 is improved. In addition, when the content of the inorganic filler 32 is within the above-mentioned range, the inorganic filler 32 can be easily dispersed uniformly in the insulating resin 31 . When the inorganic filler 32 is uniformly dispersed in the insulating resin 31, the mechanical strength of the insulating layer 30 is improved. From the viewpoint of improving the thermal conductivity of the insulating layer 30 , it is more preferable that the content of the inorganic filler 32 be within the range of 50 vol % or more and 80 vol % or less.

做為無機物填料32,可使用氧化鋁(Al2 O3 )粒子、氧化鋁水合物粒子、氮化鋁(AlN)粒子、矽石(SiO2 )粒子、碳化矽(SiC)粒子、氧化鈦(TiO2 )粒子、氮化硼(BN)粒子等。此等之填料中,以氧化鋁粒子為佳。氧化鋁粒子係以α-氧化鋁粒子為更佳,α-氧化鋁粒子係對於真密度而言之敲緊密度之比(敲緊密度/真密度)為0.1以上為佳。敲緊密度/真密度係與絕緣層30中之α-氧化鋁粒子之填充密度相關,敲緊密度/真密度高時,可使絕緣層30中之α-氧化鋁粒子之填充密度變高。絕緣層30中之α-氧化鋁粒子之填充密度高時,絕緣層30中之α-氧化鋁粒子之間隔則變窄,於絕緣層30難以產生空洞(氣孔)。敲緊密度/真密度係在0.2以上0.9以下之範圍內為佳。又,α-氧化鋁係可為多結晶粒子,以單結晶粒子為更佳。As the inorganic filler 32, alumina (Al 2 O 3 ) particles, alumina hydrate particles, aluminum nitride (AlN) particles, silica (SiO 2 ) particles, silicon carbide (SiC) particles, titanium oxide ( TiO 2 ) particles, boron nitride (BN) particles, and the like. Among these fillers, alumina particles are preferred. The alumina particles are preferably α-alumina particles, and the ratio of the α-alumina particles to the true density (knock density/true density) is preferably 0.1 or more. The tap density/true density is related to the packing density of the α-alumina particles in the insulating layer 30 . When the tap density/true density is high, the packing density of the α-alumina particles in the insulating layer 30 can be increased. When the packing density of the α-alumina particles in the insulating layer 30 is high, the interval between the α-alumina particles in the insulating layer 30 is narrowed, and it is difficult to generate voids (air holes) in the insulating layer 30 . The tap tightness/true density is preferably in the range of 0.2 or more and 0.9 or less. In addition, α-alumina-based particles may be polycrystalline particles, but monocrystalline particles are more preferred.

絕緣層30係對於100℃之彈性率(單位:GPa)之厚度(單位:μm)之比(厚度/彈性率)為50以上。絕緣層30之厚度/彈性率為高達50以上之故,絕緣層30易於變形,厚度方向之緩衝性變高。為此,絕緣層30係緩和冷熱周期所造成銅基板20與電路層40之熱膨脹率之差的作用則變高。絕緣層30之厚度/彈性率係50以上20000以下之範圍內為佳,50以上2000以下之範圍內為較佳,更佳為50以上200以下之範圍內。絕緣層30之100℃之彈性率係0.01GPa以上1GPa以下之範圍內為佳,更佳為0.01GPa以上0.1GPa以下之範圍內。又,絕緣層30之厚度係10μm以上200μm以下之範圍內為佳,更佳為50μm以上200μm以下之範圍內。The ratio (thickness/elastic modulus) of the insulating layer 30 to the thickness (unit: μm) of the elastic modulus (unit: GPa) at 100° C. is 50 or more. Since the thickness/elasticity modulus of the insulating layer 30 is as high as 50 or more, the insulating layer 30 is easily deformed, and the cushioning property in the thickness direction becomes high. Therefore, the function of the insulating layer 30 to alleviate the difference between the thermal expansion coefficients of the copper substrate 20 and the circuit layer 40 caused by the cooling and heating cycle is increased. The thickness/elastic modulus of the insulating layer 30 is preferably within the range of 50 or more and 20,000 or less, preferably within the range of 50 or more and 2,000 or less, and more preferably within the range of 50 or more and 200 or less. The elastic modulus of the insulating layer 30 at 100° C. is preferably in the range of 0.01GPa or more and 1GPa or less, and more preferably in the range of 0.01GPa or more and 0.1GPa or less. Further, the thickness of the insulating layer 30 is preferably within a range of 10 μm or more and 200 μm or less, and more preferably within a range of 50 μm or more and 200 μm or less.

電路層40係形成為電路圖案狀。於形成為該電路圖案狀之電路層40上,電子零件60之端子61藉由銲錫50等加以接合。做為電路層40之材料,可使用銅、銅合金、鋁、鋁合金、金等之金屬。電路層40係由銅箔、銅合金箔、鋁箔或鋁合金箔所成為佳。The circuit layer 40 is formed in a circuit pattern shape. On the circuit layer 40 formed in this circuit pattern shape, the terminal 61 of the electronic component 60 is joined by solder 50 or the like. As the material of the circuit layer 40, metals such as copper, copper alloy, aluminum, aluminum alloy, and gold can be used. The circuit layer 40 is preferably made of copper foil, copper alloy foil, aluminum foil or aluminum alloy foil.

電路層40係100℃之彈性率成為100GPa以下故,可使冷熱周期所造成電路層40與電子零件60之熱膨脹率之差所造成附加於銲鍚之應力變小。電路層40之100℃之彈性率係50GPa以上100GPa以下之範圍內為佳。電路層40之厚度係20μm以上200μm以下之範圍內為佳。The elastic modulus of the circuit layer 40 at 100° C. is less than 100 GPa, so the stress added to the solder due to the difference in thermal expansion rate between the circuit layer 40 and the electronic component 60 caused by the cooling and heating cycle can be reduced. The elastic modulus of the circuit layer 40 at 100° C. is preferably in the range of 50 GPa or more and 100 GPa or less. The thickness of the circuit layer 40 is preferably in the range of not less than 20 μm and not more than 200 μm.

銅基底基板10之銅基板20、絕緣層30及電路層40之厚度之可例如如下加以測定。將銅基底基板10埋入樹脂,經由機械研磨,露出剖面。接著,將露出之銅基底基板之剖面,使用光學顯微鏡觀察,測定銅基板20、絕緣層30及電路層40之厚度。The thicknesses of the copper substrate 20 , the insulating layer 30 , and the circuit layer 40 of the copper base substrate 10 can be measured, for example, as follows. The copper base substrate 10 is embedded in resin, and the cross section is exposed by mechanical polishing. Next, the exposed cross section of the copper base substrate was observed with an optical microscope, and the thicknesses of the copper substrate 20 , the insulating layer 30 and the circuit layer 40 were measured.

銅基底基板10之銅基板20、絕緣層30及電路層40之彈性率係在100℃下測定之值。 銅基底基板10之銅基板20及電路層40之彈性率(拉伸彈性率)係可例如如下加以測定。將銅基底基板10之絕緣層30經由溶劑加以除去,分離銅基板20與電路層40。對於所得之銅基板20與電路層40,經由動態黏彈性測定,測定彈性率。銅基底基板10之絕緣層30之彈性率係可例如如下加以測定。將銅基底基板10之銅基板20與電路層40經由蝕刻加以除去,離析絕緣層30。對於所得之絕緣層30,經由動態黏彈性測定,測定彈性率。The elastic modulus of the copper substrate 20, the insulating layer 30, and the circuit layer 40 of the copper base substrate 10 is a value measured at 100°C. The elastic modulus (tensile elastic modulus) of the copper substrate 20 and the circuit layer 40 of the copper base substrate 10 can be measured, for example, as follows. The insulating layer 30 of the copper base substrate 10 is removed through a solvent, and the copper substrate 20 and the circuit layer 40 are separated. The elastic modulus of the obtained copper substrate 20 and circuit layer 40 was measured by dynamic viscoelasticity measurement. The elastic modulus of the insulating layer 30 of the copper base substrate 10 can be measured, for example, as follows. The copper substrate 20 and the circuit layer 40 of the copper base substrate 10 are removed by etching, and the insulating layer 30 is isolated. The elastic modulus of the obtained insulating layer 30 was measured by dynamic viscoelasticity measurement.

做為安裝於本實施形態之銅基底基板10之電子零件60之例,沒有特別之限制,可列舉半導體元件、電阻、電容器、石英振盪器等。做為半導體元件之例,可列舉MOSFET(Metal-oxide-semiconductor field effect transistor)、IGBT(Insulated Gate Bipolar Transistor)、LSI (Large Scale Integration)、LED(發光二極體)、LED晶片、LED-CSP(LED-Chip Size Package)。Examples of the electronic components 60 mounted on the copper base substrate 10 of the present embodiment are not particularly limited, and examples thereof include semiconductor elements, resistors, capacitors, and crystal oscillators. Examples of semiconductor elements include MOSFET (Metal-oxide-semiconductor field effect transistor), IGBT (Insulated Gate Bipolar Transistor), LSI (Large Scale Integration), LED (Light Emitting Diode), LED chip, LED-CSP (LED-Chip Size Package).

以下,對於關於本實施形態之銅基底基板10之製造方法加以說明。 關於本實施形態之銅基底基板10係例如可經由包含絕緣層形成工程、和電路層壓接工程之方法加以製造。Hereinafter, the manufacturing method of the copper base board|substrate 10 concerning this embodiment is demonstrated. The copper base substrate 10 of the present embodiment can be manufactured by a method including, for example, an insulating layer formation process and a circuit lamination process.

絕緣層形成工程中,於銅基板20之上,形成絕緣層30,得附有絕緣層之銅基板。絕緣層30之厚度(單位:μm)係將彈性率測定用之絕緣層30,形成於銅基板20,測定所得絕緣層30之彈性率,設定厚度/彈性率為50以上之厚度。做為絕緣層30之形成方法,可使用塗佈法或電沉積法。In the insulating layer forming process, an insulating layer 30 is formed on the copper substrate 20, and a copper substrate with an insulating layer is obtained. The thickness (unit: μm) of the insulating layer 30 is obtained by forming the insulating layer 30 for elastic modulus measurement on the copper substrate 20, measuring the elastic modulus of the obtained insulating layer 30, and setting the thickness/elasticity modulus to a thickness of 50 or more. As a method of forming the insulating layer 30, a coating method or an electrodeposition method can be used.

塗佈法係將包含溶媒與絕緣性樹脂與無機物填料的塗佈液,塗佈於銅基板20之上,形成塗佈層,接著加熱塗佈層,得絕緣層30之方法。做為塗佈液,可使用包含溶解絕緣性樹脂之樹脂材料溶液、和分散於此樹脂材料溶液之無機物填料之無機物填料分散樹脂材料溶液。做為將塗佈液塗佈於基板之表面之方法,可使用旋塗法、棒塗法、刀塗法、輥塗法、刮刀塗佈法、模塗法、凹版塗佈法、浸泡式塗佈法等。The coating method is a method of coating a coating liquid containing a solvent, an insulating resin and an inorganic filler on the copper substrate 20 to form a coating layer, and then heating the coating layer to obtain the insulating layer 30 . As the coating liquid, an inorganic filler-dispersed resin material solution containing a resin material solution in which the insulating resin is dissolved and an inorganic filler dispersed in the resin material solution can be used. As a method of applying the coating liquid to the surface of the substrate, spin coating, bar coating, knife coating, roll coating, blade coating, die coating, gravure coating, and immersion coating can be used. Buffa, etc.

電沉積法係於包含絕緣性樹脂粒子與無機物填料之電沉積液浸漬銅基板20,於基板之表面電沉積絕緣性樹脂粒子與無機物填料,形成電沉積膜,接著加熱所得電沉積膜,形成絕緣層30之方法。做為電沉積液,可使用於包含絕緣性樹脂材料溶液、和分散於該絕緣性樹脂溶液之無機物填料之無機物填料分散樹脂材料溶液,添加絕緣性樹脂材料之弱溶媒,將絕緣性樹脂做為粒子加以析出而調製者。The electrodeposition method is to immerse the copper substrate 20 in an electrodeposition solution containing insulating resin particles and inorganic fillers, electrodeposit insulating resin particles and inorganic fillers on the surface of the substrate to form an electrodeposited film, and then heat the obtained electrodeposited film to form insulating The method of layer 30. As an electrodeposition solution, it can be used in an inorganic filler-dispersed resin material solution containing an insulating resin material solution and an inorganic filler dispersed in the insulating resin solution, adding a weak solvent for the insulating resin material, and using the insulating resin as a Particles are prepared by precipitation.

電路層壓接工程中,於附有絕緣層之銅基板之絕緣層30之上,層積金屬箔,邊加熱所得層積體,邊進行加壓,形成電路層40,得銅基底基板10。層積體之加熱溫度係例如200℃以上,更佳為250℃以上。加熱溫度之上限係不足絕緣性樹脂之熱分解溫度,較佳為較熱分解溫度低30℃之溫度以下。壓接時施加之壓力係係1MPa以上30MPa以下之範圍內,更佳為3MPa以上25MPa以下之範圍內。壓接時間係會因為加熱溫度或壓力而有所不同,一般而言為10分鐘以上180分鐘以下。In the circuit lamination process, metal foil is laminated on the insulating layer 30 of the copper substrate with the insulating layer, and the resulting laminate is heated and pressed to form the circuit layer 40 , and the copper base substrate 10 is obtained. The heating temperature of the laminate is, for example, 200°C or higher, more preferably 250°C or higher. The upper limit of the heating temperature is less than the thermal decomposition temperature of the insulating resin, and is preferably a temperature 30°C lower than the thermal decomposition temperature. The pressure applied at the time of crimping is within the range of 1 MPa or more and 30 MPa or less, and more preferably within the range of 3 MPa or more and 25 MPa or less. The crimping time varies depending on the heating temperature and pressure, but generally it is 10 minutes or more and 180 minutes or less.

根據如以上構成之本實施形態之銅基底基板10時,絕緣層30係對於100℃之彈性率(單位:GPa)之厚度(單位:μm)之比為大到50以上之故,絕緣層30則易於變形,可將冷熱周期所造成銅基板20與電路層40之熱膨脹率之差,以絕緣層30加以緩和。又,電路層40係100℃之彈性率低至100GPa以下故,可使冷熱周期所造成電路層40與電子零件60之熱膨脹率之差變小。因此,經由冷熱周期,可使賦予接合電子零件60與銅基底基板10之電路層40之銲錫50之應力變小。因此,本實施形態之銅基底基板10係提升安裝電子零件60時之對於冷熱周期之可靠性。According to the copper base substrate 10 of the present embodiment configured as above, the insulating layer 30 has an elastic modulus (unit: GPa) at 100° C. (unit: GPa) with a thickness (unit: μm) ratio of 50 or more. It is easy to deform, and the difference in thermal expansion rate between the copper substrate 20 and the circuit layer 40 caused by the cooling and heating cycle can be alleviated by the insulating layer 30 . In addition, since the elastic modulus of the circuit layer 40 at 100° C. is as low as 100 GPa or less, the difference between the thermal expansion coefficients of the circuit layer 40 and the electronic component 60 caused by the cycle of cooling and heating can be reduced. Therefore, the stress applied to the solder 50 for joining the electronic component 60 and the circuit layer 40 of the copper base substrate 10 can be reduced through the cooling and heating cycle. Therefore, the copper base substrate 10 of the present embodiment improves the reliability with respect to the cooling and heating cycle when the electronic component 60 is mounted.

又,本實施形態之銅基底基板10中,絕緣層30包含聚醯亞胺樹脂、聚醯胺醯亞胺樹脂、或此等混合物之時,提升銅基底基板10之絕緣性、耐電壓性、化學承受性及機械特性。更且,絕緣層30係包含無機物填料32,無機物填料32之平均粒子徑在0.1μm以上20μm以下之範圍內時,銅基底基板10之熱傳導性與耐電壓性則提升。又,更且,電路層40由銅箔、銅合金箔、鋁箔或鋁合金箔所成之時,由於導電度高,可使電路層40的厚度變薄。In addition, in the copper base substrate 10 of the present embodiment, when the insulating layer 30 contains polyimide resin, polyimide resin, or a mixture thereof, the insulating properties, withstand voltage, etc. of the copper base substrate 10 are improved. Chemical resistance and mechanical properties. Furthermore, the insulating layer 30 includes the inorganic filler 32 . When the average particle size of the inorganic filler 32 is in the range of 0.1 μm to 20 μm, the thermal conductivity and withstand voltage of the copper base substrate 10 are improved. Furthermore, when the circuit layer 40 is made of copper foil, copper alloy foil, aluminum foil, or aluminum alloy foil, the thickness of the circuit layer 40 can be reduced due to high conductivity.

以上,雖對於本發明的實施形態做了說明,但本發明非限定於此,在不脫離該發明之技術思想之範圍下,可適切加以變更。 [實施例]The embodiments of the present invention have been described above, but the present invention is not limited thereto, and changes can be appropriately made without departing from the technical idea of the invention. [Example]

[本發明例1] 令溶媒可溶性聚醯亞胺溶液與α-氧化鋁粉末(結晶構造:單結晶,平均粒子徑:0.7μm),使經由加熱生成之固形物(絕緣層)中之聚醯亞胺與α-氧化鋁粉末之含有比率成為65體積%加以混合。於所得混合物,添加溶媒,使聚醯亞胺之濃度成為5質量%加以稀釋。接著將所得稀釋混合物,使用速技能機械股份有限公司製Star Burst,經由10次重覆壓力50MPa之高壓噴射處理,進行分散處理,調製絕緣層形成用之塗佈液。[Example 1 of the present invention] Solvent-soluble polyimide solution and α-alumina powder (crystal structure: single crystal, average particle diameter: 0.7 μm), polyimide and α-oxidation in the solid (insulating layer) generated by heating The content ratio of the aluminum powder was 65% by volume and mixed. A solvent was added to the obtained mixture so that the concentration of polyimide was 5% by mass and diluted. Next, the obtained diluted mixture was subjected to a dispersion treatment by repeating 10 times of high-pressure spray treatment at a pressure of 50 MPa using a Star Burst manufactured by Sugino Machinery Co., Ltd. to prepare a coating liquid for forming an insulating layer.

準備厚度1000μm縱30mm×橫20mm之銅基板(組成:C1100、韌煉銅)。於此銅基板之表面,將絕緣層形成用之塗佈液,經由棒塗法加以塗佈,形成塗佈層。接著,將形成塗佈層之銅基板,配置於加熱板上,從室溫,以3℃/分,昇溫至60℃,在60℃下加熱100分鐘後,更以1℃/分,昇溫至120℃,在120℃下加熱100分鐘,乾燥塗佈層。接著,將銅基板在250℃下加熱1分鐘後,在400℃下加熱1分鐘。如此,於表面,製作形成由分散α-氧化鋁單結晶粒子之聚醯亞胺樹脂所成絕緣層的附有絕緣膜之銅基板。然而,絕緣層之厚度為30μm,100℃之彈性率係0.27GPa,令厚度/彈性率成為110。A copper substrate (composition: C1100, tough copper) having a thickness of 1000 μm and a length of 30 mm x a width of 20 mm was prepared. On the surface of the copper substrate, a coating liquid for forming an insulating layer is applied by a bar coating method to form a coating layer. Next, the copper substrate on which the coating layer was formed was placed on a hot plate, and the temperature was raised from room temperature to 60°C at 3°C/min. After heating at 60°C for 100 minutes, the temperature was further increased to 1°C/min. The coating layer was dried by heating at 120°C for 100 minutes. Next, after heating the copper substrate at 250° C. for 1 minute, it was heated at 400° C. for 1 minute. In this way, on the surface, an insulating film-attached copper substrate in which an insulating layer made of a polyimide resin in which α-alumina single crystal particles are dispersed was formed was produced. However, the thickness of the insulating layer is 30 μm, the elastic modulus at 100° C. is 0.27 GPa, and the thickness/elastic modulus is 110.

於所得附有絕緣層之銅基板之絕緣膜之上,重疊層積厚70μm之銅箔(100℃之彈性率:75GPa,JX金屬股份有限公司製GHY5-HA-V2)。接著,將所得層積體,使用碳治具,邊賦予5MPa之壓力下,在真空中、以300℃之壓接溫度加熱120分鐘,壓接絕緣層與銅箔。如此,製作銅基板和絕緣層和銅箔以此順序層積之銅基底基板。On the insulating film of the obtained copper substrate with an insulating layer, a copper foil with a thickness of 70 μm (elastic modulus at 100° C.: 75 GPa, GHY5-HA-V2 manufactured by JX Metals Co., Ltd.) was laminated. Next, using a carbon jig, the obtained laminate was heated in a vacuum at a pressure-bonding temperature of 300° C. for 120 minutes while applying a pressure of 5 MPa, and the insulating layer and the copper foil were pressure-bonded. In this way, a copper base substrate in which a copper substrate and an insulating layer and a copper foil are laminated in this order is produced.

[本發明例2~4、比較例1~2] 將絕緣層之厚度與彈性率、電路層之彈性率,各別改變成下述表1記載之值以外,與本發明例1相同,製作銅基底基板。[Examples 2 to 4 of the present invention, Comparative Examples 1 to 2] A copper base substrate was produced in the same manner as in Example 1 of the present invention, except that the thickness and elastic modulus of the insulating layer and the elastic modulus of the circuit layer were changed to the values described in Table 1 below.

[評估] 對於本發明例1~4及比較例1~2所得銅基底基板,將對於冷熱周期可靠性,經由下述方法加以評估。將其結果示於表1。[evaluate] With respect to the copper base substrates obtained in Examples 1 to 4 of the present invention and Comparative Examples 1 to 2, the reliability of the cooling and heating cycle was evaluated by the following method. The results are shown in Table 1.

(對於銅基底基板之冷熱周期可靠性) 於銅基底基板之電路層上,塗佈Sn-Ag-Cu銲錫,形成縱2.5cm×橫2.5cm×厚度100μm之銲錫層,於該銲錫層之上,搭載2.5cm平方之Si晶片,製作試驗體。於製作之試驗體,將1周期為-40℃×30分鐘~150℃×30分鐘之冷熱周期,賦予3000周期。將賦予冷熱周期後之試驗體,埋入樹脂,使用經由研磨露出剖面之試料加以觀察,於銲錫層,令不產生長5mm以上之龜裂者為「〇」,產生長5mm以上之龜裂者為「×」。(Cold/hot cycle reliability for copper base substrates) On the circuit layer of the copper base substrate, apply Sn-Ag-Cu solder to form a solder layer with a length of 2.5cm × a width of 2.5cm × a thickness of 100μm. On the solder layer, a 2.5cm square Si wafer is mounted to make a test. body. For the produced test body, 3000 cycles were assigned to one cycle of cooling and heating cycles of -40°C x 30 minutes to 150°C x 30 minutes. The test body after applying the cooling and heating cycle is embedded in the resin, and the sample whose cross section is exposed by grinding is used to observe it. In the solder layer, those with a length of 5 mm or more are designated as "0", and those with a length of 5 mm or more are generated. "X".

Figure 02_image001
Figure 02_image001

對於絕緣層之彈性率(單位:GPa)之厚度(單位:μm)之比(厚度/彈性率)、和電路層之彈性率在本發明之範圍內之本發明例1~4之銅基底基板係確認到對於冷熱周期之可靠性優異。此係,經由絕緣層之厚度/彈性率在本發明之範圍內,冷熱周期所造成銅基板與電子零件之熱膨脹率之差,可經由絕緣層加以緩和之緣故。又,經由電路層之彈性率在本發明之範圍內,可使電路層與電子零件之熱膨脹率之差賦予銲錫之熱應力變小。The ratio (thickness/elasticity) of the elastic modulus (unit: GPa) of the insulating layer to the thickness (unit: μm) and the elastic modulus of the circuit layer are within the scope of the present invention for the copper base substrates of Examples 1 to 4 of the present invention It was confirmed that the reliability with respect to the cooling and heating cycle was excellent. This is because the thickness/elastic modulus of the insulating layer is within the scope of the present invention, and the difference in thermal expansion rate between the copper substrate and the electronic components caused by the cooling and heating cycle can be alleviated by the insulating layer. In addition, the thermal stress imparted to the solder due to the difference in thermal expansion coefficient between the circuit layer and the electronic component can be reduced through the elastic modulus of the circuit layer within the scope of the present invention.

相較於此,絕緣層之彈性率厚度/彈性率雖在本發明之範圍內,但電路層之彈性率超過本發明之範圍之比較例1之銅基底基板係對於冷熱周期之可靠性則下降。此係,經由電路層之彈性率超過本發明之範圍,使得電路層與電子零件之熱膨脹率之差賦予銲錫之熱應力變大之緣故。Compared with this, although the elastic modulus thickness/elastic modulus of the insulating layer is within the scope of the present invention, the copper base substrate of Comparative Example 1 in which the elastic modulus of the circuit layer exceeds the scope of the present invention is less reliable for cooling and heating cycles . This is because the thermal stress imparted to the solder due to the difference in thermal expansion coefficients between the circuit layer and the electronic component increases due to the fact that the elastic modulus of the circuit layer exceeds the scope of the present invention.

又,電路層之彈性率雖在本發明之範圍內,但絕緣層之厚度/彈性率不足本發明之範圍之比較例2之銅基底基板係對於冷熱周期之可靠性則下降。此係,經由絕緣層之厚度/彈性率不足於本發明之範圍,不能充分緩和經由冷熱周期所造成銅基板與電路層之熱膨脹率之差賦予銲錫之熱應力。In addition, although the elastic modulus of the circuit layer is within the scope of the present invention, the copper base substrate of Comparative Example 2 in which the thickness/elastic modulus of the insulating layer is not within the scope of the present invention is less reliable for cooling and heating cycles. This is because the thickness/elastic modulus of the insulating layer is not within the scope of the present invention, and the thermal stress imparted to the solder by the difference in thermal expansion rate between the copper substrate and the circuit layer caused by the cooling and heating cycle cannot be sufficiently relieved.

10:銅基底基板 20:銅基板 30:絕緣層 31:絕緣性樹脂 32:無機物填料 40:電路層 50:銲錫 60:電子零件 61:端子10: Copper base substrate 20: Copper substrate 30: Insulation layer 31: Insulating resin 32: inorganic filler 40: circuit layer 50: Solder 60: Electronic Parts 61: Terminal

[圖1]關於本發明之一實施形態之銅基底基板之概略剖面圖。1 is a schematic cross-sectional view of a copper base substrate according to an embodiment of the present invention.

10:銅基底基板 10: Copper base substrate

20:銅基板 20: Copper substrate

30:絕緣層 30: Insulation layer

31:絕緣性樹脂 31: Insulating resin

32:無機物填料 32: inorganic filler

40:電路層 40: circuit layer

50:銲錫 50: Solder

60:電子零件 60: Electronic Parts

61:端子 61: Terminal

Claims (4)

一種銅基底基板,將銅基板、和絕緣層、和電路層以此順序層積之銅基底基板,其特徵係 前述絕緣層係對於100℃之彈性率(單位:GPa)之厚度(單位:μm)之比為50以上, 前述電路層係100℃之彈性率為100GPa以下。A copper base substrate comprising a copper base substrate, an insulating layer, and a circuit layer laminated in this order, characterized by: The ratio of the thickness (unit: μm) of the insulating layer to the elastic modulus (unit: GPa) at 100°C is 50 or more, The elastic modulus of the circuit layer at 100° C. is 100 GPa or less. 如請求項1記載之銅基底基板,其中,前述絕緣層係包含聚醯亞胺樹脂、聚醯胺醯亞胺樹脂、或此等之混合物之樹脂。The copper base substrate according to claim 1, wherein the insulating layer is a resin containing polyimide resin, polyimide resin, or a mixture thereof. 如請求項1或2記載之銅基底基板,其中,前述絕緣層係包含無機物填料,前述無機物填料之平均粒子徑係0.1μm以上20μm以下之範圍內。The copper base substrate according to claim 1 or 2, wherein the insulating layer contains an inorganic filler, and the average particle diameter of the inorganic filler is within a range of 0.1 μm or more and 20 μm or less. 如請求項1至3記載之任一項之銅基底基板,其中,前述電路層係由銅箔、銅合金箔、鋁箔或鋁合金箔所成。The copper base substrate according to any one of claims 1 to 3, wherein the circuit layer is made of copper foil, copper alloy foil, aluminum foil, or aluminum alloy foil.
TW110111517A 2020-03-31 2021-03-30 Copper base substrate TW202207381A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2020-065163 2020-03-31
JP2020065163A JP2021163880A (en) 2020-03-31 2020-03-31 Copper base substrate

Publications (1)

Publication Number Publication Date
TW202207381A true TW202207381A (en) 2022-02-16

Family

ID=77928107

Family Applications (1)

Application Number Title Priority Date Filing Date
TW110111517A TW202207381A (en) 2020-03-31 2021-03-30 Copper base substrate

Country Status (7)

Country Link
US (1) US20230105989A1 (en)
EP (1) EP4131363A4 (en)
JP (1) JP2021163880A (en)
KR (1) KR20220160563A (en)
CN (1) CN115413365A (en)
TW (1) TW202207381A (en)
WO (1) WO2021200792A1 (en)

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1187866A (en) 1997-09-04 1999-03-30 Denki Kagaku Kogyo Kk Metal base circuit board
JP6170486B2 (en) 2014-12-05 2017-07-26 デンカ株式会社 Ceramic resin composite circuit board and power semiconductor module using the same
WO2017086474A1 (en) * 2015-11-20 2017-05-26 住友ベークライト株式会社 Metal base substrate, circuit board, and substrate with heat-generating body mounted thereon
TWI759506B (en) * 2017-08-14 2022-04-01 日商東洋油墨Sc控股股份有限公司 Composite member
JP7147313B2 (en) * 2018-07-18 2022-10-05 三菱マテリアル株式会社 metal base substrate
JP6577650B1 (en) 2018-10-17 2019-09-18 山口放送株式会社 Synchronous broadcast measuring instrument

Also Published As

Publication number Publication date
CN115413365A (en) 2022-11-29
EP4131363A4 (en) 2024-04-17
US20230105989A1 (en) 2023-04-06
JP2021163880A (en) 2021-10-11
KR20220160563A (en) 2022-12-06
EP4131363A1 (en) 2023-02-08
WO2021200792A1 (en) 2021-10-07

Similar Documents

Publication Publication Date Title
JP7147313B2 (en) metal base substrate
TW202207381A (en) Copper base substrate
WO2021192479A1 (en) Insulation film, metal base plate and metal base plate production method
WO2021201119A1 (en) Metal base substrate
WO2022149558A1 (en) Metal base substrate
WO2021200895A1 (en) Metal base substrate, electronic component mounting substrate
WO2023058667A1 (en) Metal base substrate
JP7143659B2 (en) metal base substrate
JP2020136577A (en) Heat dissipation substrate
WO2021192480A1 (en) Insulating film, metal base substrate, and method for producing metal base substrate
JP7259206B2 (en) metal base substrate