TW202015109A - Techniques and apparatus for anisotropic stress compensation in substrates using ion implantation - Google Patents
Techniques and apparatus for anisotropic stress compensation in substrates using ion implantation Download PDFInfo
- Publication number
- TW202015109A TW202015109A TW108129111A TW108129111A TW202015109A TW 202015109 A TW202015109 A TW 202015109A TW 108129111 A TW108129111 A TW 108129111A TW 108129111 A TW108129111 A TW 108129111A TW 202015109 A TW202015109 A TW 202015109A
- Authority
- TW
- Taiwan
- Prior art keywords
- substrate
- stress
- compensation layer
- anisotropic
- along
- Prior art date
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 225
- 238000000034 method Methods 0.000 title claims abstract description 84
- 238000005468 ion implantation Methods 0.000 title claims description 37
- 150000002500 ions Chemical class 0.000 claims abstract description 52
- 230000008569 process Effects 0.000 claims abstract description 28
- 239000007943 implant Substances 0.000 claims abstract description 24
- 238000002513 implantation Methods 0.000 claims description 58
- 238000005452 bending Methods 0.000 claims description 55
- 238000010884 ion-beam technique Methods 0.000 claims description 20
- 239000004744 fabric Substances 0.000 claims description 6
- 238000000151 deposition Methods 0.000 description 8
- 230000008021 deposition Effects 0.000 description 7
- 235000012431 wafers Nutrition 0.000 description 7
- 230000015572 biosynthetic process Effects 0.000 description 6
- 230000008859 change Effects 0.000 description 6
- 239000004065 semiconductor Substances 0.000 description 6
- 238000003860 storage Methods 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 4
- 239000000463 material Substances 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000001459 lithography Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 238000009825 accumulation Methods 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 238000000605 extraction Methods 0.000 description 1
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 1
- 230000007935 neutral effect Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 239000013049 sediment Substances 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 230000000007 visual effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02345—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to radiation, e.g. visible light
- H01L21/02351—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to radiation, e.g. visible light treatment by exposure to corpuscular radiation, e.g. exposure to electrons, alpha-particles, protons or ions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/3115—Doping the insulating layers
- H01L21/31155—Doping the insulating layers by ion implantation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/322—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/562—Protection against mechanical damage
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
- H01J37/30—Electron-beam or ion-beam tubes for localised treatment of objects
- H01J37/317—Electron-beam or ion-beam tubes for localised treatment of objects for changing properties of the objects or for applying thin layers thereon, e.g. for ion implantation
- H01J37/3171—Electron-beam or ion-beam tubes for localised treatment of objects for changing properties of the objects or for applying thin layers thereon, e.g. for ion implantation for ion implantation
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- High Energy & Nuclear Physics (AREA)
- Toxicology (AREA)
- Health & Medical Sciences (AREA)
- Physical Vapour Deposition (AREA)
- Combinations Of Printed Boards (AREA)
- Preparing Plates And Mask In Photomechanical Process (AREA)
Abstract
Description
本實施例涉及基板中的應力控制,並且更具體地涉及減小基板中的異向性平面應力的應力補償。The present embodiment relates to stress control in the substrate, and more specifically to stress compensation for reducing anisotropic planar stress in the substrate.
諸如積體電路、記憶體元件和邏輯元件的元件可以透過沉積處理、蝕刻、離子佈植、退火和其他處理的組合來製造在諸如矽晶圓的基板上。通常,在基板表面上形成的層或圖案化元件內可能會產生應力。一些結構的形成可能需要沉積多層,其導致在基板上形成應力。該層應力可以表現為沿著基板的主表面取向的雙軸(平面應力)。在一些情況下,平面應力可以基本上平行於基板的第一主表面,並且本質上可以是同向性的,其中在平行於第一主表面的平面內沿不同方向取向的應力值是相同的。因此,同向性雙軸應力可能導致眾所周知的基板彎曲現象。作為實例,壓縮層應力導致基板的凸彎曲,而拉層應力則導致基板的凹彎曲。Components such as integrated circuits, memory components, and logic components can be fabricated on substrates such as silicon wafers through a combination of deposition processes, etching, ion implantation, annealing, and other processes. Generally, stress may be generated in the layer or patterned element formed on the surface of the substrate. The formation of some structures may require the deposition of multiple layers, which results in the formation of stress on the substrate. The layer stress can be expressed as a biaxial orientation (plane stress) along the main surface of the substrate. In some cases, the plane stress may be substantially parallel to the first major surface of the substrate and may be isotropic in nature, wherein the stress values oriented in different directions in the plane parallel to the first major surface are the same . Therefore, the isotropic biaxial stress may cause the well-known substrate bending phenomenon. As an example, compressive layer stress causes convex bending of the substrate, while tensile layer stress causes concave bending of the substrate.
在具有圖案化特徵的基板中,例如垂直的NAND(VNAND)記憶體元件,元件的形成可能需要沉積數十個交替層,也導致雙軸應力或平面應力的累積。在一些實例中,狹縫可以形成在層堆疊內,其中狹縫沿著共同方向對齊。狹縫可以沿著共同方向致使應力消除,導致異向性的平面應力,其中沿著基板平面內的第一方向的應力可以具有比基板平面內沿第二方向的應力更大的值,並且第二方向垂直於第一方向。這種異向性的平面應力可以致使基板沿第一方向的彎曲量相對於沿第二方向的彎曲的量呈現不同的彎曲量。In substrates with patterned features, such as vertical NAND (VNAND) memory elements, the formation of the elements may require the deposition of dozens of alternating layers, which also results in the accumulation of biaxial stress or planar stress. In some examples, slits may be formed within the layer stack, where the slits are aligned along a common direction. The slit can cause stress relief along the common direction, resulting in anisotropic planar stress, where the stress along the first direction in the substrate plane can have a greater value than the stress along the second direction in the substrate plane, and the first The two directions are perpendicular to the first direction. Such anisotropic plane stress can cause the amount of bending of the substrate in the first direction to be different from the amount of bending in the second direction.
關於這些和其他考慮,提供了本實施例。With regard to these and other considerations, this embodiment is provided.
提供本發明內容是為了以下面在具體實施方式中進一步描述的簡化形式介紹一些概念。本發明內容不旨在標識主張的標的的關鍵特徵或必要特徵,也不旨在幫助確定主張的標的的範圍。The content of the present invention is provided to introduce some concepts in a simplified form further described in the specific embodiments below. This summary is not intended to identify key features or essential features of the claimed subject matter, nor is it intended to help determine the scope of the claimed subject matter.
在一個實施例中,提供了一種方法。該方法可以包括提供基板的操作,其中基板包括第一主表面和與第一主表面相對的第二主表面。第二主表面可包括應力補償層。該方法可以包括在離子佈植程序中將離子引導到應力補償層的進一步操作。因此,離子佈植程序可以包括將應力補償層的第一區域暴露於第一佈植處理,其中應力補償層的第二區域不暴露於第一佈植處理。In one embodiment, a method is provided. The method may include an operation of providing a substrate, wherein the substrate includes a first main surface and a second main surface opposite to the first main surface. The second major surface may include a stress compensation layer. The method may include the further operation of directing ions to the stress compensation layer during the ion implantation procedure. Therefore, the ion implantation procedure may include exposing the first region of the stress compensation layer to the first implantation process, wherein the second region of the stress compensation layer is not exposed to the first implantation process.
在另一實施例中,一種方法可包括提供圖案化基板的步驟,其中圖案化基板包括第一主表面和與第一主表面相對的第二主表面。根據一些實施例,圖案化基板還包括設置在第一主表面上的特徵組件,其中特徵組件在圖案化基板上產生第一應力狀態。第一應力狀態可包括第一主表面內的異向性應力。該方法還可以包括以下步驟:在第二主表面上沉積應力補償層,以及將應力補償暴露於離子佈植程序。佈植程序可包括相對於圖案化基板掃描第一離子束以在應力補償層的第一區域中佈植第一劑量的離子。因此,應力補償層的第二區域不暴露於第一劑量的離子。In another embodiment, a method may include the step of providing a patterned substrate, wherein the patterned substrate includes a first major surface and a second major surface opposite the first major surface. According to some embodiments, the patterned substrate further includes a feature component disposed on the first major surface, wherein the feature component generates a first stress state on the patterned substrate. The first stress state may include anisotropic stress in the first major surface. The method may further include the steps of depositing a stress compensation layer on the second major surface, and exposing the stress compensation to the ion implantation procedure. The implantation procedure may include scanning the first ion beam relative to the patterned substrate to implant a first dose of ions in the first area of the stress compensation layer. Therefore, the second region of the stress compensation layer is not exposed to the first dose of ions.
在另一個實施例中,提供了一種用於基板應力控制的裝置。該裝置可包括束掃描器,其相對於基板掃描離子束,其中基板包括應力控制層。該裝置可包括耦合到束掃描器的用戶界面,以及耦合到束掃描器和用戶界面的控制器。控制器可以包括處理器和耦合到處理器的記憶體單元,其中記憶體單元包括掃描常式。掃描常式可以在處理器上操作以從用戶界面接收基板應力資訊,並且生成佈植圖案以控制束掃描器,其中佈植圖案將在應力控制層內產生異向性應力。In another embodiment, an apparatus for stress control of a substrate is provided. The device may include a beam scanner that scans the ion beam relative to the substrate, where the substrate includes a stress control layer. The apparatus may include a user interface coupled to the beam scanner, and a controller coupled to the beam scanner and the user interface. The controller may include a processor and a memory unit coupled to the processor, where the memory unit includes a scan routine. The scanning routine can be operated on the processor to receive substrate stress information from the user interface and generate an implant pattern to control the beam scanner, where the implant pattern will generate anisotropic stress in the stress control layer.
現在將在下文中參考附圖更全面地描述本發明的實施例,附圖中示出了一些實施例。本發明的標的可以以許多不同的形式體現,並且不應被解釋為限於這裡闡述的實施例。相反,提供這些實施例是為了使本發明徹底和完整,並且將向本領域技術人員充分傳達標的的範圍。在附圖中,相同的標號始終表示相同的元件。The embodiments of the present invention will now be described more fully hereinafter with reference to the accompanying drawings, in which some embodiments are shown. The subject matter of the present invention can be embodied in many different forms and should not be interpreted as being limited to the embodiments set forth herein. Rather, these embodiments are provided to make the invention thorough and complete, and will fully convey the scope of the subject matter to those skilled in the art. In the drawings, the same reference numerals always denote the same elements.
這裡描述的實施例涉及用於改善基板中的應力控制的技術和裝置,例如其中形成有圖案化結構的半導體晶圓。可以在元件製造期間採用本實施例來減少晶圓處理(例如元件製造)期間產生的應力。可以採用各種實施例來減小平面應力,特別是減少異向性的平面應力。The embodiments described herein relate to techniques and devices for improving stress control in substrates, such as semiconductor wafers with patterned structures formed therein. This embodiment can be employed during component manufacturing to reduce stress generated during wafer processing (eg, component manufacturing). Various embodiments can be used to reduce the plane stress, especially the anisotropic plane stress.
本實施例可以採用在離子佈植機中產生的離子束,特別是掃描點波束。各種實施例採用新穎的離子佈植方法來改變在元件處理期間在基板上形成的特徵中的應力引起的基板曲率。本實施例可以採用新穎的圖案佈植到應力補償層中,該應力補償層被設置用於產生補償應力,其中補償應力可以用於減小基板中的曲率。一些實施例可以產生異向性平面應力以補償由基板表面上的結構產生的預先存在的異向性平面應力。In this embodiment, the ion beam generated in the ion implanter, especially the scanning spot beam, may be used. Various embodiments employ a novel ion implantation method to change the substrate curvature caused by stress in features formed on the substrate during element processing. In this embodiment, a novel pattern can be used to embed into the stress compensation layer, which is configured to generate compensation stress, wherein the compensation stress can be used to reduce the curvature in the substrate. Some embodiments may generate anisotropic planar stresses to compensate for pre-existing anisotropic planar stresses generated by structures on the substrate surface.
現在參考圖1A,示出了在基板100處理期間第一種情況下的基板100的側剖視圖。在該階段中,特徵組件已形成在基板100的第一主表面106上,如特徵104所示。如本領域中已知的,特徵104可以表示在基板100的表面區域內製造的多個層、元件、半導體晶粒(晶片)。儘管示出為離散部件,但是特徵104通常也可以在第一主表面106的表面上以連續的方式形成。換句話說,特徵104可彼此隔離、透過連續層彼此連接、彼此部分地連接、沿第一方向彼此隔離,而不沿第二方向彼此隔離。在製造特徵104期間,可以在基板100上沉積一層或多層(不單獨),其中至少一層可以表現出固有應力。例如,當沉積更多層時,層內的固有應力可能趨於增加,導致如圖所示的基板100的彎曲。Referring now to FIG. 1A, a side cross-sectional view of the
如圖1A所示的實例,其表示第一應力狀態,其中在特徵104中產生壓縮應力,導致基板100的凸曲率,以補償壓縮應力。該曲率可以透過第一彎曲來表徵,如H1所示。H1的值通常可以表示基板100的中心的高度減去基板100的外邊緣的高度。換句話說,第一彎曲H1可以表示到平面103的垂直段的值,其中平面103與基板100的相對端部相交,如圖所示,並且垂直段延伸穿過基板的中心。H1的值相應地表示沿著所示笛卡爾坐標系的Z軸而在第一主表面106上的特徵的位置之間的最大差異。因此,基板100的中心處的特徵相對於基板邊緣處的特徵而被定位在XY平面中,其中該XY平面的高度處於由H1表示的高度。因此,可能發生用於處理基板100的各種處理複雜性,包括在微影圖案化期間不能正確地成像特徵。As shown in the example shown in FIG. 1A, it represents a first stress state in which a compressive stress is generated in the
在圖1A中,應力狀態可以表示平面同向性應力,其中所得到的沿X軸的基板彎曲(圖1A中示出)與沿Y軸的基板彎曲(未示出)相同。在下面進一步論述的一些實施例中,圖1A的應力狀態可以表示平面異向性應力,其中所得到的基板沿著X軸的彎曲相對於沿著Y軸的彎曲是不同的。In FIG. 1A, the stress state may represent a plane isotropic stress, in which the resulting substrate bending along the X axis (shown in FIG. 1A) is the same as the substrate bending along the Y axis (not shown). In some embodiments discussed further below, the stress state of FIG. 1A may represent a plane anisotropic stress, where the resulting bending of the substrate along the X axis is different from the bending along the Y axis.
根據本發明的實施例,可以透過沉積和離子佈植的組合來解決這些類型的基板彎曲。參照圖1B,其示出了隨後的實例,其中沉積物質110被引導到基板100的第二主表面108,其與第一主表面相對。在各種實施例中,沉積物質110(例如氮化矽或其他材料)可以這樣形成合適的層。實施例不限於此上下文。得到的層在圖1C中顯示為應力補償層112。According to an embodiment of the present invention, these types of substrate bending can be solved through a combination of deposition and ion implantation. Referring to FIG. 1B, it shows a subsequent example in which the
根據各種實施例,可以將應力補償層112沉積到適當的厚度,以便產生足夠的補償應力以調節基板彎曲,如圖1A所示。眾所周知,由具有給定基板厚度的基板上的沉積層引起的曲率與沉積層中的應力乘以沉積層中的厚度的乘積成正比。因此,為了將給定的應力賦予應力補償層112,可以調節應力補償層112的厚度以產生目標應力-厚度乘積,以產生基板彎曲的目標變化。根據各種實施例,應力補償層可以具有100nm至500nm的厚度。實施例不限於此上下文。根據不同的實施例,沉積的應力補償層112可以具有中性應力(零應力)、拉應力或壓應力。因此,透過應力補償層112內的任何內部應力,應力補償層112可以或可以不改變基板100的彎曲,以呈現如H2所示的值。According to various embodiments, the
參照圖1D和圖1E,其示出了執行離子佈植程序(離子佈植程序)的後續實例,以將離子114引導到應力補償層112中。在圖1D和圖1E所示的實例中,離子114可以在毯式曝光中被引導到應力補償層112,而在下面詳述的其他實施例中,離子佈植程序可以將應力補償層112的第一區域暴露到第一佈植處理,而應力補償層112的第二區域不暴露於第一佈植處理。1D and 1E, it shows a subsequent example of performing an ion implantation procedure (ion implantation procedure) to guide
根據各種實施例,隨著離子114的佈植的進行,應力補償層112內的應力狀態可以改變,導致在應力補償層112中產生對應應力,其中對應應力傾向於減少基板彎曲至H3的值,隨後是H4的值,後者的值顯示為零,僅用於說明的目的。在其他實施例中,與圖1A中的彎曲相比,基板彎曲可以呈現有限值,或者可以在相反方向上呈現有限值。According to various embodiments, as the implantation of
根據各種實施例,可以調整離子114的離子能量以將離子佈植到應力補償層112的適當深度內,以便引起應力狀態的適當變化。在一些實例中,離子114可以以100keV至1MeV的能量被引導到應力補償層112中。實施例不限於此上下文。According to various embodiments, the ion energy of the
圖2描繪了根據本實施例的應力補償的實驗結果,其中已經使用各種佈植物質執行了離子佈植到應力補償層中。該實例中的應力補償層是氮化矽層,其透過低壓化學氣相沉積而沉積在基板上。基板上不存在圖案化結構或其他層。FIG. 2 depicts the experimental results of stress compensation according to the present embodiment, in which ion implantation into the stress compensation layer has been performed using various cloth materials. The stress compensation layer in this example is a silicon nitride layer, which is deposited on the substrate by low-pressure chemical vapor deposition. There are no patterned structures or other layers on the substrate.
所執行的佈植是毯式佈植到基板中,該基板具有沿X方向和沿Y方向的初始(原始)彎曲而指示平面同向性拉應力。對於每種佈植物質,以適當的能量和離子劑量進行毯式佈植,以將基板彎曲減小到零或略微為負,表示壓縮應力。在每種情況下,平面應力的減小是同向性的,意味著基板彎曲的值和沿X方向和Y方向的基板彎曲的變化是相同的。因此,根據本發明的不同實施例,可以使用各種佈植物質以一致的方式調整應力補償層中的平面應力和所得到的基板彎曲。The implantation performed is a blanket implantation into the substrate, which has an initial (original) bend in the X direction and in the Y direction indicating a plane isotropic tensile stress. For each cloth plant material, blanket planting is carried out with an appropriate energy and ion dose to reduce the substrate bending to zero or slightly negative, indicating compressive stress. In each case, the reduction in plane stress is isotropic, meaning that the value of the substrate bending is the same as the change in substrate bending along the X and Y directions. Therefore, according to different embodiments of the present invention, various cloth materials can be used to adjust the plane stress in the stress compensation layer and the resulting substrate bending in a consistent manner.
現在參照圖3,示出了在基板150中形成異向性的平面應力。基板150可以代表半導體晶圓,例如,基板150可以以將包括多個元件的半導體晶粒被製造於基板的一個主表面上或附近的方式加以處理。出於說明的目的,示出了VNAND元件156,其中VNAND元件156可以被製造於延伸超過基板150的第一主表面158的半導體晶片中。可以使用層堆疊160形成VNAND元件156,如在已知元件中那樣。層堆疊160可包括數十個單獨的層,從而在形成之後產生顯著的層應力。該層應力可以被賦予基板150,導致基板彎曲,如前所述。值得注意的是,在圖3所示的處理階段,在層堆疊160中形成垂直狹縫162,其中垂直狹縫可以沿特定方向定向,如所示出為平行於笛卡爾坐標系的X軸。因此,由於垂直狹縫162的存在,可以至少部分地沿著Y方向減輕應力,而不是沿著X方向,其中層堆疊160可以以連續的方式延伸。因此,表示沿Y方向的應力的應力向量152顯示為小於表示沿X方向的應力的應力向量154。該應力異向性可以在基板150中產生異向性彎曲。Referring now to FIG. 3, an anisotropic planar stress is formed in the
根據本發明的實施例,提供了技術和裝置以解決基板中的異向性彎曲。具體地,可以在基板的第二主表面上形成應力補償層,其中執行離子佈植程序以在應力補償層中引起異向性雙軸應力,從而在離子佈植程序之前補償基板中的第一異向性曲率。例如,第一異向性曲率可以由第一基板沿著第一方向(X軸)彎曲與第二基板沿垂直於第一方向的第二方向(Y軸)彎曲兩者之間的第一差異來表徵。作為具體實例,還參考圖3所示,基板沿Y軸彎曲,其係由VNAND元件156的形成所致,可以是5um,而基片沿X軸彎曲是50um,得到50um-5um或45um的異向性曲率。因此,提供同向性佈植程序可以以類似的方式減少沿X軸和沿X軸的平面應力的變化,其中應力和基板彎曲的總體異向性仍然存在。According to embodiments of the present invention, techniques and devices are provided to address anisotropic bending in a substrate. Specifically, a stress compensation layer may be formed on the second main surface of the substrate, wherein an ion implantation procedure is performed to induce an anisotropic biaxial stress in the stress compensation layer, thereby compensating the first in the substrate before the ion implantation procedure Anisotropic curvature. For example, the first anisotropic curvature may be the first difference between the first substrate bending in the first direction (X axis) and the second substrate bending in the second direction (Y axis) perpendicular to the first direction To characterize. As a specific example, also referring to FIG. 3, the substrate is bent along the Y axis, which is caused by the formation of the
根據各種實施例,可以透過在應力補償層中執行特殊的離子佈植程序來減小基板中的異向性曲率,以引起補償的異向性應力。換句話說,在離子佈植程序之後,基板將表現出小於在離子佈植程序之前的第一異向性曲率的第二異向性曲率。這種減少意味著改變基板彎曲,其中沿第一方向(X軸)的第三基板彎曲與沿第二方向(Y軸)的第四基板彎曲之間的第二差異(在佈植之後)小於沿X軸的基板彎曲與沿Y軸的基板彎曲之間的第一差異(佈植前)。According to various embodiments, the anisotropic curvature in the substrate can be reduced by performing a special ion implantation procedure in the stress compensation layer to cause the compensated anisotropic stress. In other words, after the ion implantation procedure, the substrate will exhibit a second anisotropic curvature that is less than the first anisotropic curvature before the ion implantation procedure. This reduction means changing the substrate bending, where the second difference (after implantation) between the third substrate bending in the first direction (X axis) and the fourth substrate bending in the second direction (Y axis) is less than The first difference between substrate bending along the X axis and substrate bending along the Y axis (before implantation).
鑑於上述考慮,根據各種實施例,可以根據離子佈植前的第一異向性曲率的值來調整在應力補償層中所引起的應力異向性的量,並且調整因而由應力補償層所引起的異向性曲率的量。表現出相對較高程度的異向性曲率的基板可以經受佈植程序,從而引起由應力補償層引起的相對較高程度的補償異向性曲率。In view of the above considerations, according to various embodiments, the amount of stress anisotropy caused in the stress compensation layer may be adjusted according to the value of the first anisotropic curvature before ion implantation, and the adjustment is thus caused by the stress compensation layer The amount of anisotropic curvature. Substrates that exhibit a relatively high degree of anisotropic curvature can undergo implantation procedures, causing a relatively high degree of compensated anisotropic curvature caused by the stress compensation layer.
參照圖4A-4C,其示出了根據本發明的各種實施例的用於不同應力補償操作的平面圖中的幾何形狀。如下所述,通常透過產生佈植條圖案來調整異向性曲率的程度,其中離子劑量可以從0變化到E15/cm2
的範圍。改變彎曲的適當劑量可取決於離子能量、應力補償層的厚度、離子種類等。在圖4A中,示出了佈植圖案200,其反映了執行到設置在基板210的第二主表面上的應力補償層(未單獨示出)中的離子佈植程序的幾何形狀。佈植圖案200由多個佈植條組成,所示出為佈植條202和佈植條204,其彼此交替。透過佈植一定劑量的As(1X(1倍))離子形成佈植條202,而透過佈植10X(10倍)劑量的As離子形成佈植條204。在該實例中,在基板210的第二主表面上產生總共9條的佈植,其中基板210是300mm的Si基板。當佈植圖案200被施加到基板210,而沒有任何圖案化特徵時,4um的異向性曲率在基板被誘導,這意味著沿X軸的基板彎曲不同於沿Y軸的基板彎曲而相差4um。因此,佈植圖案200可以被適當地應用於以下情況,其中基板,例如具有在第一主表面上的圖案化特徵的基板,表現出在4um的範圍內的第一異向性曲率。4A-4C, which illustrate the geometry in plan views for different stress compensation operations according to various embodiments of the present invention. As described below, the degree of anisotropic curvature is usually adjusted by creating a planting strip pattern, where the ion dose can vary from 0 to E15/cm 2 . The appropriate dose for changing the bending may depend on the ion energy, the thickness of the stress compensation layer, the ion type, and so on. In FIG. 4A, the
值得注意的是,可以透過定向基板來施加佈植圖案200以抵消基板中的第一異向性曲率,使得佈植程序傾向於減小沿著X軸的基板彎曲相對於沿著Y軸的基板彎曲之間的差異。例如,晶圓沿著佈植條的方向的彎曲傾向於更大。因此,圖4A沿X方向的彎曲程度比沿Y方向的彎曲程度大4um。因此,可以透過對準圖4A的佈植條來處理具有沿X方向而比Y方向更大的的基板彎曲,以產生補償的異向性彎曲以減小基板中彎曲的差異。It is worth noting that the
因此,若初始基板彎曲是沿X軸20um和沿Y軸16um時,基板210可以被定向為使得所述佈植圖案200減小20um的沿X軸的彎曲,並且減小16um的沿Y軸的彎曲,導致沿X軸方向和沿Y軸方向的整體同向性平面應力皆為零Therefore, if the initial substrate bending is 20 um along the X-axis and 16 um along the Y-axis, the
在圖4B中,示出了佈植圖案220,其反映了執行到設置在基板210的第二主表面上的應力補償層(未單獨示出)中的離子佈植程序的幾何形狀。佈植圖案220由多個佈植條組成,所示出為中心佈植條212和兩個佈植條,即佈植條214,其彼此交替。中心佈植條212是透過佈植1X(1倍)的劑量的As所形成,而佈植條214透過佈植10X(10倍)的劑量的As離子所形成。在該實例中,在基板210的第二主表面上產生總共3條的佈植,其中基板210是300mm的Si基板。當佈植圖案220被施加到基板210,而沒有任何圖案化特徵時,12um的異向性曲率在基板被誘導。因此,佈植圖案220可以被適當地應用於以下情況,其中基板,諸如具有在第一主表面上的經圖案化特徵的基板,表現出在12um的範圍內的第一異向性曲率。In FIG. 4B, the
值得注意的是,可以透過定向基板來施加佈植圖案220以抵消基板中的第一異向性曲率,使得佈植程序傾向於減小沿著X軸的基板彎曲相對於沿著Y軸的基板彎曲的差異。因此,若初始的基板彎曲是20um的沿X軸和8um的沿Y軸,則基板210可以被定向為使得所述佈植圖案220減少20um的沿X軸彎曲,並且減少8um的沿著Y軸的彎曲,導致沿X軸方向和沿Y軸的整體同向性平面應力皆為零。It is worth noting that the
在圖4C中,示出了佈植圖案230,其反映了執行到設置在基板210的第二主表面上的應力補償層(未單獨示出)中的離子佈植程序的幾何形狀。佈植圖案230由多個佈植條組成,其中中心條222是未佈植的並且兩側面是佈植條2,其彼此交替。透過佈植10X(10倍)劑量(與圖4B、4A中相同)的As離子形成佈植條214。在此實例中,橫跨在基板210的第二主表面上產生共3條佈植,其中基板210為300mm的Si基板。當佈植圖案230被施加到基板210,而沒有任何圖案化特徵時,32um的異向性曲率在基板被誘導。因此,佈植圖案230可以被適當地應用於以下情況,其中基板,諸如具有在第一主表面上的圖案化特徵的基板,表現出32um的範圍內的第一異向性曲率。當然,在該實例和其他實例中,可以應用佈植圖案以部分地補償初始異向性曲率,其中佈植圖案減小異向性曲率,同時不消除異向性曲率。In FIG. 4C, the
值得注意的是,可以透過定向基板來施加佈植圖案230以抵消基板中的第一異向性曲率,使得佈植程序傾向於減小沿著X軸的基板彎曲相對於沿著Y軸的基板彎曲之間的差異。因此,若初始基板彎曲是40um的沿X軸彎曲和8um的沿Y軸的彎曲,則基板210可以被定向為使得所述佈植圖案230減少40um的沿X軸彎曲,並且減少8um的沿著Y軸的彎曲,其導致沿X軸方向和沿Y軸的整體同向性平面應力皆為零。It is worth noting that the
圖5A-5C描繪了根據本發明的各種實施例的在應力補償程序中的各種操作期間的基板幾何形狀。所示的序列示出了基板中的初始異向性曲率(例如由基板的第一主表面上的圖案化結構中的異向性應力產生的曲率)與用以減小異向性曲率應力的補償程序之間的幾何關係。在圖5A中,示出了基板250,其中在第一主表面252上產生異向性拉應力,例如係透過VNAND元件製造,或任何其他異向性曲率源產生。異向性曲率表現為沿Y軸的平坦基板和沿X軸的凹基板曲率,如圖所示,其表示第一主表面252上的層中的單向拉應力。5A-5C depict the substrate geometry during various operations in the stress compensation procedure according to various embodiments of the invention. The sequence shown shows the initial anisotropic curvature in the substrate (for example, the curvature caused by the anisotropic stress in the patterned structure on the first major surface of the substrate) and the Compensate the geometric relationship between programs. In FIG. 5A, a
在圖5B中,示出了第一操作,其中應力補償層(未單獨示出)沉積在第二主表面254上。在沉積應力補償層之後,應力補償層可以在第二主表面254上產生同向性應力。在一些實例中,沉積為應力補償層的CVD層可以表現出拉應力。因為拉應力沉積在第二主表面254上,所以效果將是產生如圖所示的曲率,其中沿X軸的基板250將結束以具有比圖5A中的最初曲率小的曲率,因為在第二主表面254上的應力補償層的補償拉應力與第一主表面252上的拉應力相反。在圖5A中,基板250被示出為沿X軸是平坦的,而在一些實施例中,應力補償層的沉積之後的應力仍然可以沿著X軸向基板提供曲率,儘管其被從圖5A的曲率減小。在圖5B中,形成在第二主表面254上的補償拉應力可使基板250沿Y軸彎曲,如圖所示。In FIG. 5B, a first operation is shown in which a stress compensation layer (not separately shown) is deposited on the second
參照圖5C,其示出了基板250的平面圖,其中佈植圖案230以條形式且平行於X軸施加,如圖所示。值得注意的是,離子佈植基板300可能傾向於釋放或減小拉應力(參見圖2)。由於佈植圖案230以異向性方式影響應力和基板曲率,因此具有沿給定方向的條的佈植圖案230的取向將對基板中的曲率或應力具有異向性效應。在該實例中,拉應力沿著Y軸減小,Y軸垂直於佈植條的方向,導致基板250的沿Y軸的更平坦的輪廓,而不影響沿X軸的輪廓。值得注意的是,圖5A-5C中概述的處理是示意性的,並且待補償的基板中的異向性曲率的量可以變化,並且可以透過不同的佈植圖案來解決,如上所述。Referring to FIG. 5C, which shows a plan view of the
圖6A描繪了根據本發明實施例的用於產生異向性應力控制的離子佈植系統的示意性俯視圖。被稱為離子佈植機300的離子佈植系統代表處理室,該處理室除了其他部件之外還包含用於產生離子束308的離子源304和一系列束線部件。離子源304可包括用於接收氣流和產生離子的腔室。離子源304還可以包括電源和設置在腔室附近的引出電極組件(未示出)。束線部件可以包括,例如,分析器磁體320、質量分辨狹縫(MRS)324、轉向/聚焦部件326,以及包括基板支座131的端站330。6A depicts a schematic top view of an ion implantation system for generating anisotropic stress control according to an embodiment of the present invention. The ion implantation system, called
離子佈植機300還包括沿著MRS324和端站330之間的束線338來定位的束掃描器336。束掃描器336可以佈置成接收離子束308作為點光束並且沿快掃描方向掃描離子束308,例如平行於所示笛卡爾坐標系中的X軸的方向。值得注意的是,可以沿著Y軸掃描基板332,因此當離子束308同時沿X軸來回掃描時,可以將給定的離子處理施加到基板332的給定區域。離子佈植機300可以具有其他部件,例如本領域已知的準直器(為清楚起見未示出),以在掃描之後沿著一系列相互平行的軌跡將離子束308的離子引導至基板332,如在圖5A中提出。在各種實施例中,可以以幾Hz、10Hz、100Hz,高達幾千Hz或更高的頻率掃描離子束。例如,光束掃描器336可以使用磁性或靜電掃描元件掃描離子束308,如本領域中已知的。The
透過在快速掃描方向上快速掃描離子束308,例如沿著X軸來回移動,配置為點光束的離子束308可以在基板332上傳遞均勻密度的目標離子劑量。根據各種實施例,可以控制離子束308(以回應於用戶輸入)以透過掃描基板332且結合掃描離子束308的組合產生目標佈植圖案(參見圖4A-4C)。By rapidly scanning the
例如,離子佈植機300還可以包括控制器340,其耦合到束掃描器336,以協調束掃描器136和基板台331的操作。如圖5A中進一步所示,離子佈植機300可以包括用戶界面342,其也耦合到控制器340。用戶界面342可以體現為顯示器,並且可以包括用戶選擇元件,包括觸控螢幕、顯示的菜單、按鈕、旋鈕和本領域已知的其他元件。根據各種實施例,用戶界面342可以根據用戶輸入向控制器340發送指令以產生用於基板332的適當佈植圖案。For example, the
如圖6B中進一步所示,控制器340可以包括處理器352,例如已知類型的微處理器、專用處理器晶片、通用處理器晶片或類似元件。控制器340還可以包括耦合到處理器352的記憶體或記憶體單元354,其中記憶體單元354包含掃描常式356。掃描常式356可以是在處理器352上操作的,以如下所述管理離子束308和基板332的掃描。記憶體單元354可包括製品。在一個實施例中,記憶體單元354可包括任何非暫時性電腦可讀媒體或機器可讀媒體,例如光學,磁性或半導體儲存器。儲存器媒體可以儲存各種類型的電腦可執行指令以實現這裡描述的一個或多個邏輯流程。電腦可讀或機器可讀儲存器媒體的實例可包括能夠儲存電子資料的任何有形媒體,包括易失性記憶體或非易失性記憶體、可移動或不可移動記憶體,可擦除或不可擦除記憶體,可寫入或可重寫記憶體,等等。電腦可執行指令的實例可包括任何合適類型的代碼,諸如源代碼、編譯代碼、解釋代碼、可執行代碼、靜態代碼、動態代碼、面向對象代碼、可視代碼等。實施例不限於此上下文。As further shown in FIG. 6B, the
在特定實施例中,掃描常式356可包括佈植圖案處理器358和掃描控制處理器360。佈植圖案處理器358可以接收一組基板應力資訊,例如來自用戶界面342,其指示基板332中的應力狀態。基板應力資訊可包括基板厚度、應力補償層厚度、基板的異向性曲率等。佈植圖案處理器358可使用基板應力資訊來計算適當的佈植圖案資訊以抵消基板的異向性曲率。佈植圖案資訊可包括離子劑量、離子種類和佈植條的尺寸,如上文一般性論述的。在各種實施例中,一系列佈植圖案可以儲存在資料庫362中,其中不同的佈植圖案可以與基板中的不同程度的異向性曲率相關聯。掃描控制處理器360可以控制基板332的掃描以及離子束308的掃描,以在基板332中實現佈植圖案。因此,在各種實施例中,使用佈植圖案對基板進行處理以在應力控制層中產生異向性應力可以是自動化的,或部分自動化的。In certain embodiments, the
現在參照圖7,其中示出了根據本發明的一些實施例的處理流程700。Referring now to FIG. 7, a
在框702處,執行提供基板的操作。通常,基板可以在第一主表面內或在第一主表面上設置的特徵內具有異向性應力,從而導致基板的異向性曲率。在特定實施例中,基板可以是圖案化基板,其中圖案化包括第一主表面上的任何數量的層、元件或結構。圖案化基板可被表徵於與第一主表面相對的第二主表面。At
在框704處,應力補償層沉積在第二主表面上。在一些非限制性實施例中,應力補償層可具有100nm至500nm之間的厚度。At
在框706,基於基板的異向性曲率確定佈植程序。佈植程序可包括佈植圖案,包括離子能量、離子種類、離子劑量等。可以計算佈植程序以補償基板的異向性曲率。At
在框708處,將應力補償層暴露於離子佈植程序,其中佈植程序包括相對於基板掃描第一離子束以在應力補償層的第一區域中佈植第一劑量的離子,其中應力補償層的第二區域不暴露於第一劑量的離子。在一些實施例中,第一區域可以由至少一個條組成,並且第二區域可以類似地由一個或多個條組成,其中條的總數至少為3。在一些實施例中,第二區域可以是未佈植的,而在其他實施例中,第二區域可以暴露於不同於第一劑量的離子的第二劑量的離子,可以暴露於不同的佈植物質、不同的佈植能量,或者以上的組合。At block 708, the stress compensation layer is exposed to an ion implantation procedure, wherein the implantation procedure includes scanning a first ion beam relative to the substrate to implant a first dose of ions in the first region of the stress compensation layer, wherein the stress compensation The second area of the layer is not exposed to the first dose of ions. In some embodiments, the first area may consist of at least one bar, and the second area may similarly consist of one or more bars, where the total number of bars is at least three. In some embodiments, the second area may be unplanted, while in other embodiments, the second area may be exposed to a second dose of ions different from the first dose of ions, and may be exposed to different cloth plants Quality, different planting energy, or a combination of the above.
本實施例提供的優點是多方面的。作為第一個優點,本實施例提供了在處理期間動態調整基板曲率的能力。換句話說,基於在元件製造階段(例如在VNAND元件的形成期間)引起的不需要的基板曲率,可以透過沉積應力補償層隨後離子佈植的直接組合來減少不需要的基板曲率。該干預允許後續元件以更高的精度進行,例如隨後需要相對平坦的基板的微影步驟。作為第二個優點,本發明的實施例利用新穎的圖案化佈植程序有助於減少或消除異向性應力,從而允許減少或消除異向性的基板曲率。The advantages provided by this embodiment are various. As a first advantage, this embodiment provides the ability to dynamically adjust the curvature of the substrate during processing. In other words, based on the undesired substrate curvature caused during the device manufacturing stage (eg, during the formation of the VNAND device), the undesired substrate curvature can be reduced by direct combination of the deposition of the stress compensation layer and subsequent ion implantation. This intervention allows subsequent elements to be performed with higher precision, such as a lithography step that requires a relatively flat substrate later. As a second advantage, embodiments of the present invention use a novel patterned implantation procedure to help reduce or eliminate anisotropic stress, thereby allowing anisotropic substrate curvature to be reduced or eliminated.
本發明不限於本文描述的具體實施例的範圍。實際上,除了本文描述的彼等之外,本發明的其他各種實施例和修改對於本領域普通技術人員而言從前面的描述和附圖中將是顯而易見的。因此,這些其他實施例和修改旨在落入本發明的範圍內。此外,本文已在用於特定目的的特定環境中的特定實現的上下文中描述了本發明,然而本領域普通技術人員將認識到,有用性不限於此,並且本發明可以有利地在任何數量的環境下實現而用於任何目的。因此,考慮到如本文所述的本發明的全部範圍和精神,將解釋下面闡述的專利申請範圍。The invention is not limited to the scope of the specific embodiments described herein. In fact, in addition to those described herein, other various embodiments and modifications of the present invention will be apparent to those skilled in the art from the foregoing description and drawings. Therefore, these other embodiments and modifications are intended to fall within the scope of the present invention. Furthermore, the present invention has been described herein in the context of a specific implementation in a specific environment for a specific purpose, however, those of ordinary skill in the art will recognize that the usefulness is not limited to this, and the present invention may advantageously be in any number of Implemented in an environment and used for any purpose Therefore, in consideration of the full scope and spirit of the present invention as described herein, the scope of patent applications set forth below will be explained.
100:基板 106:第一主表面 104:特徵 H1:彎曲 103:平面 110:沉積物質 108:第二主表面 112:應力補償層 H2:彎曲 114:離子 H3:彎曲 H4:彎曲 150:基板 156:VNAND元件 158:第一主表面 160:層堆疊 162:垂直狹縫 152:應力向量 154:應力向量 200:佈植圖案 210:基板 202:佈植條 204:佈植條 212:中心佈植條 214:佈植條 230:佈植圖案 222:中心條 214:佈植條 250:基板 252:第一主表面 254:第二主表面 300:離子佈植基板 308:離子束 304:離子源 320:分析器磁體 324:質量分辨狹縫(MRS) 326:轉向/聚焦部件 131:基板支座 330:端站 338:束線 336:束掃描器 340:控制器 336:束掃描器 331:基板台 342:用戶界面 352:處理器 354:記憶體單元 356:掃描常式 358:佈植圖案處理器 360:掃描控制處理器 362:資料庫 700:處理流程 702:框 704:框 706:框 708:框100: substrate 106: First main surface 104: Features H1: curved 103: Flat 110: Sediment 108: Second main surface 112: Stress compensation layer H2: curved 114: ion H3: curved H4: curved 150: substrate 156: VNAND components 158: First main surface 160: layer stack 162: Vertical slit 152: Stress vector 154: Stress vector 200: planting patterns 210: substrate 202: planting strip 204: planting strip 212: Center planting strip 214: planting strip 230: planting patterns 222: Center bar 214: planting strip 250: substrate 252: First main surface 254: Second main surface 300: ion implantation substrate 308: ion beam 304: ion source 320: Analyzer magnet 324: Mass Resolution Slot (MRS) 326: Steering/focusing component 131: substrate support 330: end station 338: Harness 336: Beam scanner 340: Controller 336: Beam scanner 331: substrate table 342: User interface 352: processor 354: Memory unit 356: Scanning routine 358: planting pattern processor 360: Scanning control processor 362: Database 700: Process flow 702: Box 704: Box 706: Box 708: box
圖1A-1F描繪了根據本發明的實施例的在應力補償操作的各個階段的基板的側剖視圖;1A-1F depict side cross-sectional views of a substrate at various stages of a stress compensation operation according to an embodiment of the present invention;
圖2描繪了根據本實施例的應力補償的實驗結果;FIG. 2 depicts the experimental results of stress compensation according to this embodiment;
圖3描繪了在基板上形成異向性應力的一種情況;Fig. 3 depicts a case where anisotropic stress is formed on the substrate;
圖4A-4C描繪了根據本發明的各種實施例的用於不同應力補償操作的幾何形狀;4A-4C depict the geometry for different stress compensation operations according to various embodiments of the invention;
圖5A-5C描繪了根據本發明的各種實施例的在應力補償過程中的各種操作期間的基板幾何形狀;5A-5C depict the substrate geometry during various operations in the stress compensation process according to various embodiments of the invention;
圖6A-6B描繪了根據本發明的各種實施例的離子佈植機的不同表示;以及6A-6B depict different representations of ion implanters according to various embodiments of the invention; and
圖7描繪了示例性處理流程。FIG. 7 depicts an exemplary processing flow.
國內寄存資訊 (請依寄存機構、日期、號碼順序註記) 無Domestic storage information (please note in order of storage institution, date, number) no
國外寄存資訊 (請依寄存國家、機構、日期、號碼順序註記) 無Overseas hosting information (please note in order of hosting country, institution, date, number) no
100:基板 100: substrate
106:第一主表面 106: First main surface
104:特徵 104: Features
112:應力補償層 112: Stress compensation layer
114:離子 114: ion
H3:彎曲 H3: curved
Claims (15)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
WOPCT/CN2018/109604 | 2018-10-10 | ||
PCT/CN2018/109604 WO2020073218A1 (en) | 2018-10-10 | 2018-10-10 | Techniques and apparatus for anisotropic stress compensation in substrates using ion implantation |
Publications (2)
Publication Number | Publication Date |
---|---|
TW202015109A true TW202015109A (en) | 2020-04-16 |
TWI814887B TWI814887B (en) | 2023-09-11 |
Family
ID=70160715
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW112131593A TWI851382B (en) | 2018-10-10 | 2019-08-15 | Techniques and apparatus for anisotropic stress compensation in substrates using ion implantation |
TW108129111A TWI814887B (en) | 2018-10-10 | 2019-08-15 | Techniques and apparatus for anisotropic stress compensation in substrates using ion implantation |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW112131593A TWI851382B (en) | 2018-10-10 | 2019-08-15 | Techniques and apparatus for anisotropic stress compensation in substrates using ion implantation |
Country Status (3)
Country | Link |
---|---|
US (2) | US11201057B2 (en) |
TW (2) | TWI851382B (en) |
WO (1) | WO2020073218A1 (en) |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11721554B2 (en) * | 2019-03-18 | 2023-08-08 | Intel Corporation | Stress compensation for wafer to wafer bonding |
US11189635B2 (en) | 2019-04-01 | 2021-11-30 | Applied Materials, Inc. | 3D-NAND mold |
US11444153B2 (en) | 2019-08-16 | 2022-09-13 | Applied Materials, Inc. | Method of forming stress memorization layer on backside of semiconductor substrate and semiconductor device thereof |
US11638377B2 (en) | 2019-09-13 | 2023-04-25 | Applied Materials, Inc. | Self-aligned select gate cut for 3D NAND |
US11587796B2 (en) | 2020-01-23 | 2023-02-21 | Applied Materials, Inc. | 3D-NAND memory cell structure |
US20210366792A1 (en) * | 2020-05-22 | 2021-11-25 | Tokyo Electron Limited | Backside deposition tuning of stress to control wafer bow in semiconductor processing |
US11930637B2 (en) | 2020-06-19 | 2024-03-12 | Applied Materials, Inc. | Confined charge trap layer |
US20220336226A1 (en) * | 2021-04-15 | 2022-10-20 | Tokyo Electron Limited | Method of correcting wafer bow using a direct write stress film |
US20220344171A1 (en) * | 2021-04-26 | 2022-10-27 | Applied Materials, Inc. | Localized stress modulation by implant to back of wafer |
US20240103385A1 (en) * | 2022-09-28 | 2024-03-28 | Applied Materials, Inc. | Frequency and Amplitude Modulation of Implant Dose for Stress Management |
TW202431354A (en) * | 2022-09-28 | 2024-08-01 | 美商應用材料股份有限公司 | Correction of global curvature during stress management |
JP2024089178A (en) * | 2022-12-21 | 2024-07-03 | キオクシア株式会社 | Exposure device, exposure method, and method for producing semiconductor device |
US20240266233A1 (en) * | 2023-02-08 | 2024-08-08 | Applied Materials, Inc. | Influence function-based mitigation of substrate deformation with film deposition and ion implantation |
WO2024197593A1 (en) * | 2023-03-28 | 2024-10-03 | Applied Materials , Inc. | Localized film stress modulation by implant |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6815234B2 (en) * | 2002-12-31 | 2004-11-09 | Infineon Technologies Aktiengesellschaft | Reducing stress in integrated circuits |
US7358510B2 (en) * | 2006-03-27 | 2008-04-15 | Varian Semiconductor Equipment Associates, Inc. | Ion implanter with variable scan frequency |
JP4958147B2 (en) * | 2006-10-18 | 2012-06-20 | Hoya株式会社 | Reflective mask blank for exposure, reflective mask for exposure, substrate with multilayer reflective film, and method for manufacturing semiconductor device |
KR101102771B1 (en) * | 2008-12-24 | 2012-01-05 | 매그나칩 반도체 유한회사 | Epitaxial wafer and method for manufacturing the same |
JP5767983B2 (en) * | 2012-01-27 | 2015-08-26 | 住友重機械イオンテクノロジー株式会社 | Ion implantation method and ion implantation apparatus |
WO2015157507A1 (en) * | 2014-04-09 | 2015-10-15 | Tokyo Electron Limited | Method for correcting wafer bow from overlay |
JP6195538B2 (en) * | 2014-04-25 | 2017-09-13 | 住友重機械イオンテクノロジー株式会社 | Ion implantation method and ion implantation apparatus |
CN105702564B (en) * | 2016-03-29 | 2018-10-16 | 上海华力微电子有限公司 | A method of improving silicon wafer warpage degree |
US9997348B2 (en) * | 2016-09-28 | 2018-06-12 | International Business Machines Corporation | Wafer stress control and topography compensation |
-
2018
- 2018-10-10 WO PCT/CN2018/109604 patent/WO2020073218A1/en active Application Filing
-
2019
- 2019-07-16 US US16/512,734 patent/US11201057B2/en active Active
- 2019-08-15 TW TW112131593A patent/TWI851382B/en active
- 2019-08-15 TW TW108129111A patent/TWI814887B/en active
-
2021
- 2021-11-09 US US17/522,100 patent/US11875995B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
WO2020073218A1 (en) | 2020-04-16 |
US11201057B2 (en) | 2021-12-14 |
TW202401530A (en) | 2024-01-01 |
US20200118822A1 (en) | 2020-04-16 |
TWI814887B (en) | 2023-09-11 |
US11875995B2 (en) | 2024-01-16 |
US20220068648A1 (en) | 2022-03-03 |
TWI851382B (en) | 2024-08-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI814887B (en) | Techniques and apparatus for anisotropic stress compensation in substrates using ion implantation | |
WO2006133310A2 (en) | Technique for ion beam angle process control | |
TW201140663A (en) | Implant method and implanter by using a variable aperture | |
US7868305B2 (en) | Technique for ion beam angle spread control | |
US20220344171A1 (en) | Localized stress modulation by implant to back of wafer | |
US7394078B2 (en) | Technique for ion beam angle spread control for advanced applications | |
CN109427580A (en) | The method for forming pattern | |
US20090137106A1 (en) | Using ion implantation to control trench depth and alter optical properties of a substrate | |
US20230367941A1 (en) | Dose mapping using substrate curvature to compensate for out-of-plane distortion | |
WO2024197593A1 (en) | Localized film stress modulation by implant | |
US20230369014A1 (en) | Dose mapping and substrate rotation for substrate curvature control with improved resolution | |
TW202431015A (en) | Frequency and amplitude modulation of implant dose for stress management | |
US20240266186A1 (en) | Stress management for precise substrate -to- substrate bonding | |
CN113078051B (en) | Method for manufacturing semiconductor device | |
JPH04196211A (en) | Manufacture of mask for x-ray transcription | |
TW202431354A (en) | Correction of global curvature during stress management | |
JP2004265896A (en) | Mask, method of manufacturing mask, and method of manufacturing semiconductor device |