TW201925520A - Semiconductor wafer processing system and method for processing semiconductor wafer - Google Patents

Semiconductor wafer processing system and method for processing semiconductor wafer Download PDF

Info

Publication number
TW201925520A
TW201925520A TW106140528A TW106140528A TW201925520A TW 201925520 A TW201925520 A TW 201925520A TW 106140528 A TW106140528 A TW 106140528A TW 106140528 A TW106140528 A TW 106140528A TW 201925520 A TW201925520 A TW 201925520A
Authority
TW
Taiwan
Prior art keywords
section
gas
semiconductor wafer
processing
gas injection
Prior art date
Application number
TW106140528A
Other languages
Chinese (zh)
Other versions
TWI655313B (en
Inventor
蘇奕龍
廖見桂
李榮偉
Original Assignee
台灣積體電路製造股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 台灣積體電路製造股份有限公司 filed Critical 台灣積體電路製造股份有限公司
Priority to TW106140528A priority Critical patent/TWI655313B/en
Application granted granted Critical
Publication of TWI655313B publication Critical patent/TWI655313B/en
Publication of TW201925520A publication Critical patent/TW201925520A/en

Links

Abstract

A system for processing semiconductor wafer is provided. The system includes a processing chamber extending along a longitudinal axis. The system further includes an insulation assembly disposed in the processing chamber. The system also includes a discharging tube extending along a direction that is parallel to the longitudinal axis. The discharging tube has a processing segment with a number of discharging holes formed thereon. In addition, the system includes an exhaust port connected to the chamber. The system also includes a wafer boat disposed on the insulation assembly and positioned between the exhaust port and the discharging tube. The wafer boat includes a number of grooves for receiving semiconductor wafers, and the discharging holes of the processing segment are arranged to align the grooves.

Description

半導體晶圓加工系統及加工半導體晶圓的方法 Semiconductor wafer processing system and method of processing semiconductor wafer

本發明實施例係關於一種半導體晶圓加工系統及加工半導體晶圓的方法,特別係關於一種鍋爐設備及利用該鍋爐設備加工半導體晶圓的方法。 Embodiments of the present invention relate to a semiconductor wafer processing system and a method of processing a semiconductor wafer, and more particularly to a boiler apparatus and a method of processing a semiconductor wafer using the same.

半導體裝置被用於多種電子應用,例如個人電腦、行動電話、數位相機以及其他電子設備。半導體裝置的製造通常是藉由在半導體基板上依序沉積絕緣或介電層材料、導電層材料以及半導體層材料,接著使用微影製程圖案化所形成的各種材料層,以形成電路組件和零件於此半導體基板之上。隨著積體電路之材料及其設計上的技術進步,已發展出多個世代的積體電路。相較於前一個世代,每一世代具有更小且更複雜的電路。然而,這些發展提昇了加工及製造積體電路的複雜度。為了使這些發展得以實現,在積體電路的製造以及生產上相似的發展也是必須的。 Semiconductor devices are used in a variety of electronic applications, such as personal computers, mobile phones, digital cameras, and other electronic devices. The semiconductor device is generally fabricated by sequentially depositing an insulating or dielectric layer material, a conductive layer material, and a semiconductor layer material on a semiconductor substrate, and then patterning the various material layers formed using a lithography process to form circuit components and parts. Above the semiconductor substrate. Along with the material of the integrated circuit and the technological advancement in its design, integrated circuits of various generations have been developed. Each generation has smaller and more complex circuits than the previous generation. However, these developments have increased the complexity of processing and manufacturing integrated circuits. In order for these developments to be realized, similar developments in the manufacture and production of integrated circuits are also necessary.

在半導體裝置的製造中,多個製程步驟是被使用以製造積體電路在半導體晶圓之上。在持續演進至更小體積以及更高電路密度的發展中,多個困難變因之一為連續性地在既定的誤差範圍中形成具有更小關鍵尺寸的電路。舉例而言,可 流動式化學氣像沈積(FCVD)為一種化學氣相沉積技術(Chemical Vapor Deposition,CVD),其與傳統的CVD技術相比,可以填充細小尺寸的孔隙,包括深寬比高達30:1,以及非常不規則或相當複雜的剖面。故近年來流動式化學氣像沈積製程被廣泛應用。為了實現良好的薄膜質量,FCVD薄膜通常更進一步進行熱退火(thermal annealing)製程,以使其致密化。 In the fabrication of semiconductor devices, multiple process steps are used to fabricate integrated circuits over a semiconductor wafer. In the evolution of continuous evolution to smaller volumes and higher circuit densities, one of the many difficult causes is the continuous formation of circuits with smaller critical dimensions in a given error range. For example, Flow chemical vapor deposition (FCVD) is a chemical vapor deposition (CVD) technique that can fill fine-sized pores, including aspect ratios up to 30:1, compared to conventional CVD techniques. Very irregular or fairly complex profile. Therefore, in recent years, the flow chemical gas image deposition process has been widely used. In order to achieve good film quality, FCVD films are generally further subjected to a thermal annealing process to densify them.

雖然現有的熱退火製程及設備已經足以應付其需求,然而仍未全面滿足。因此,需要提供一種改善熱退火製程之良率的方案。 Although the existing thermal annealing processes and equipment are sufficient to meet their needs, they are still not fully met. Therefore, there is a need to provide a solution to improve the yield of a thermal annealing process.

本發明實施例提供一種晶圓加工系統。加工系統包括一管體及一蓋體。管體沿一長軸自一下端部延伸至一上端部。蓋體連結管體的下端部。加工系統更包括絕緣組件。絕緣組件位於管體內並設置於蓋體上。加工系統也包括噴氣管。噴氣管位於管體內並沿平行長軸的方向延伸。噴氣管包括一加工區段。複數個噴氣孔形成於加工區段內。另外,加工系統包括一排氣埠及一晶舟。排氣埠連結管體。晶舟設置於絕緣組件上並位於噴氣管與排氣埠之間。晶舟包括配置用於乘載複數個半導體晶圓的複數個槽狀結構。位於加工區段內的排氣孔對齊槽狀結構設置。 Embodiments of the present invention provide a wafer processing system. The processing system includes a tube body and a cover body. The tubular body extends from a lower end to an upper end along a long axis. The cover body connects the lower end of the tubular body. The processing system also includes an insulating component. The insulating component is located inside the tube body and disposed on the cover body. The processing system also includes a jet tube. The lance is located within the body and extends in a direction parallel to the major axis. The jet tube includes a processing section. A plurality of gas injection holes are formed in the processing section. In addition, the processing system includes an exhaust port and a boat. The exhaust enthalpy connects the pipe body. The boat is placed on the insulation assembly and located between the jet tube and the exhaust port. The wafer boat includes a plurality of trough structures configured to carry a plurality of semiconductor wafers. The venting holes located in the processing section are aligned with the groove structure.

本發明實施例提供一種加工半導體晶圓的方法。上述方法包括放置複數個半導體晶圓至一鍋爐設備內。上述方法更包括在一製程壓力下加熱該等半導體晶圓。製程壓力介於約96000Pa至約100000Pa之間。上述方法也包括通過一噴氣管 相對半導體晶圓供應一淨化氣體。噴氣管包括一加工區段,且複數個噴氣孔形成於加工區段內。噴氣孔朝相鄰二個半導體晶圓之間的每一個間隙供應淨化氣體。 Embodiments of the present invention provide a method of processing a semiconductor wafer. The above method includes placing a plurality of semiconductor wafers into a boiler apparatus. The above method further includes heating the semiconductor wafers under a process pressure. The process pressure is between about 96000 Pa and about 100,000 Pa. The above method also includes passing a jet tube A purge gas is supplied to the semiconductor wafer. The gas injection tube includes a processing section and a plurality of gas injection holes are formed in the processing section. The gas vents supply purge gas to each gap between two adjacent semiconductor wafers.

1‧‧‧半導體晶圓加工系統 1‧‧‧Semiconductor Wafer Processing System

3‧‧‧氣體供應設備 3‧‧‧ gas supply equipment

4‧‧‧供應管線 4‧‧‧Supply pipeline

5‧‧‧氣流控制裝置 5‧‧‧Airflow control device

6‧‧‧排除管線 6‧‧‧Exclude pipeline

7‧‧‧氣體處理設備 7‧‧‧ gas treatment equipment

10‧‧‧鍋爐設備 10‧‧‧Boiler equipment

20‧‧‧絕緣隔體 20‧‧‧Insulation spacer

30‧‧‧加工腔 30‧‧‧Processing chamber

31‧‧‧管體 31‧‧‧ tube body

32‧‧‧蓋體 32‧‧‧ Cover

33‧‧‧上端部 33‧‧‧Upper end

34‧‧‧側壁 34‧‧‧ side wall

35‧‧‧下端部 35‧‧‧Bottom

40‧‧‧絕緣組件 40‧‧‧Insulation components

41‧‧‧基座 41‧‧‧Base

411‧‧‧下基板 411‧‧‧lower substrate

412‧‧‧上基板 412‧‧‧Upper substrate

413‧‧‧連結柱 413‧‧‧ Linked Column

414‧‧‧片狀結構 414‧‧‧Sheet structure

42‧‧‧支撐架 42‧‧‧Support frame

43‧‧‧側架體 43‧‧‧Side frame

44‧‧‧上架體 44‧‧‧Upper body

50‧‧‧晶舟 50‧‧‧The boat

51‧‧‧底板 51‧‧‧floor

52‧‧‧頂板 52‧‧‧ top board

53‧‧‧柱體 53‧‧‧Cylinder

531‧‧‧槽狀結構 531‧‧‧ trough structure

531L‧‧‧槽狀結構 531L‧‧‧ trough structure

531U‧‧‧槽狀結構 531U‧‧‧ trough structure

532‧‧‧下空置區段 532‧‧‧Under vacant section

533‧‧‧上空置區段 533‧‧‧Over the vacant section

60‧‧‧氣體供應單元 60‧‧‧ gas supply unit

61‧‧‧進氣埠 61‧‧‧Intake 埠

62‧‧‧連結管 62‧‧‧Connected tube

63‧‧‧噴氣管 63‧‧‧jet tube

630‧‧‧第一端 630‧‧‧ first end

631‧‧‧上緩衝區段 631‧‧‧Upper buffer section

632‧‧‧加工區段 632‧‧‧Processing section

633‧‧‧下緩衝區段 633‧‧‧Under buffer zone

634‧‧‧上輔助區段 634‧‧‧Auxiliary section

635‧‧‧下輔助區段 635‧‧‧Auxiliary section

636‧‧‧第二端 636‧‧‧ second end

64‧‧‧噴氣孔 64‧‧‧jet holes

65‧‧‧清潔孔 65‧‧‧Clean hole

70‧‧‧排氣埠 70‧‧‧Exhaust gas

71‧‧‧外管道 71‧‧‧External pipeline

72‧‧‧內管道 72‧‧‧ inside pipeline

90‧‧‧加熱單元 90‧‧‧heating unit

91、92、93、94‧‧‧側壁加熱器 91, 92, 93, 94‧‧‧ side wall heaters

a1‧‧‧第一位置 A1‧‧‧ first position

a2‧‧‧第二位置 A2‧‧‧second position

α‧‧‧夾角 ‧‧‧‧ angle

B1‧‧‧第一邊界 B1‧‧‧ first border

B2‧‧‧第二邊界 B2‧‧‧ second border

B3‧‧‧第三邊界 B3‧‧‧ third border

B4‧‧‧第四邊界 B4‧‧‧ fourth border

β‧‧‧夾角 ‧‧‧‧角角

DW‧‧‧仿基板 DW‧‧‧imitation substrate

P1、P2、P3、P4、P5、P6、P7‧‧‧間距 P1, P2, P3, P4, P5, P6, P7‧‧‧ spacing

W‧‧‧晶圓 W‧‧‧ wafer

第1圖顯示本發明部分實施例的一加工系統的方塊圖。 Figure 1 shows a block diagram of a processing system in accordance with some embodiments of the present invention.

第2圖顯示本發明部分實施例的一鍋爐設備的剖面示意圖。 Fig. 2 is a cross-sectional view showing a boiler apparatus according to some embodiments of the present invention.

第3圖顯示本發明部分實施例的一鍋爐設備的部分元件的剖面示意圖。 Figure 3 is a cross-sectional view showing a portion of components of a boiler apparatus in accordance with some embodiments of the present invention.

第4圖顯示本發明部分實施例一鍋爐設備的部分元件的上視示意圖。 Fig. 4 is a top plan view showing a part of components of a boiler apparatus according to a part of the embodiment of the present invention.

第5圖顯示本發明部分實施例加工半導體晶圓的方法的流程圖。 Figure 5 is a flow chart showing a method of processing a semiconductor wafer in accordance with some embodiments of the present invention.

第6圖顯示本發明部分實施例的加工半導體晶圓的方法的剖面示意圖。 Figure 6 is a cross-sectional view showing a method of processing a semiconductor wafer in accordance with some embodiments of the present invention.

第7圖顯示本發明部分實施例中通過半導體晶圓的淨化氣體的流速與半導體晶圓所在槽狀結構的位置的關係圖。 Figure 7 is a graph showing the relationship between the flow rate of the purge gas through the semiconductor wafer and the position of the trench structure in which the semiconductor wafer is located in some embodiments of the present invention.

第8圖顯示本發明部分實施例中通過一半導體晶圓的淨化氣體的濃度變化。 Figure 8 shows the concentration change of the purge gas through a semiconductor wafer in some embodiments of the present invention.

以下的揭露內容提供許多不同的實施例或範例,以實施本發明的不同特徵而本說明書以下的揭露內容是敘述各個構件及其排列方式的特定範例,以求簡化發明的說明。當 然,這些特定的範例並非用以限定本發明。例如,若是本說明書以下的揭露內容敘述了將一第一特徵形成於一第二特徵之上或上方,即表示其包含了所形成的上述第一特徵與上述第二特徵是直接接觸的實施例,亦包含了尚可將附加的特徵形成於上述第一特徵與上述第二特徵之間,而使上述第一特徵與上述第二特徵可能未直接接觸的實施例。另外,本發明的說明中不同範例可能使用重複的參考符號及/或用字。這些重複符號或用字係為了簡化與清晰的目的,並非用以限定各個實施例及/或所述外觀結構之間的關係。 The following disclosure is provided to illustrate various embodiments of the invention. when However, these specific examples are not intended to limit the invention. For example, if the disclosure of the present specification describes forming a first feature on or above a second feature, that is, it includes an embodiment in which the formed first feature is in direct contact with the second feature. Also included is an embodiment in which additional features are formed between the first feature and the second feature described above, such that the first feature and the second feature may not be in direct contact. In addition, different examples in the description of the invention may use repeated reference symbols and/or words. These repeated symbols or words are not intended to limit the relationship between the various embodiments and/or the appearance structures for the purpose of simplicity and clarity.

再者,為了方便描述圖式中一元件或特徵部件與另一(複數)元件或(複數)特徵部件的關係,可使用空間相關用語,例如“在...之下”、“下方”、“下部”、“上方”、“上部”及類似的用語等。可以理解的是,除了圖式所繪示的方位之外,空間相關用語涵蓋使用或操作中的裝置的不同方位。所述裝置也可被另外定位(例如,旋轉90度或者位於其他方位),並對應地解讀所使用的空間相關用語的描述。可以理解的是,在所述方法之前、期間及之後,可提供額外的操作步驟,且在某些方法實施例中,所述的某些操作步驟可被替代或省略。 Furthermore, for convenience of describing the relationship of one element or feature in the drawings to another (plural) element or (complex) feature, space-related terms such as "below", "below", "lower", "above", "upper" and similar terms. It will be understood that the spatially relative terms encompass different orientations of the device in use or operation, in addition to the orientation depicted in the drawings. The device may also be additionally positioned (eg, rotated 90 degrees or at other orientations) and the description of the spatially relevant terms used may be interpreted accordingly. It will be appreciated that additional operational steps may be provided before, during, and after the method, and in some method embodiments, some of the operational steps may be replaced or omitted.

應注意的是,此處所討論的實施例可能未必敘述出可能存在於結構內的每一個部件或特徵。舉例來說,圖式中可能省略一個或多個部件,例如當部件的討論說明可能足以傳達實施例的各個樣態時可能將其從圖式中省略。再者,此處所討論的方法實施例可能以特定的進行順序來討論,然而在其他方法實施例中,可以以任何合理的順序進行。 It should be noted that the embodiments discussed herein may not necessarily describe every component or feature that may be present within the structure. For example, one or more components may be omitted from the drawings, such as may be omitted from the drawings when the description of the components may be sufficient to convey various aspects of the embodiments. Furthermore, the method embodiments discussed herein may be discussed in a particular order, but in other method embodiments, the order may be performed in any reasonable order.

第1圖顯示本發明部分實施例用於加工一或多個半導體晶圓W的半導體晶圓加工系統1。在部分實施例中,半導體晶圓加工系統1包括一氣體供應設備3、一氣流控制裝置5、一氣體處理設備7及一鍋爐設備10。在一實施例中,氣體供應設備3經由供應管線4供應一淨化氣體至鍋爐設備10內,之後再經由氣流控制裝置5與氣體處理設備7自鍋爐設備10排除。 1 shows a semiconductor wafer processing system 1 for processing one or more semiconductor wafers W in accordance with some embodiments of the present invention. In some embodiments, the semiconductor wafer processing system 1 includes a gas supply device 3, a gas flow control device 5, a gas processing device 7, and a boiler device 10. In an embodiment, the gas supply device 3 supplies a purge gas to the boiler plant 10 via the supply line 4, and thereafter from the boiler device 10 via the gas flow control device 5 and the gas treatment device 7.

在部分實施例中,氣體處理設備7經由排除管線6將淨化氣體自鍋爐設備10抽離。氣流控制裝置5位於氣體處理設備7與鍋爐設備10之間。氣流控制裝置5配置用於增加位於排除管線6內淨化氣體的壓力差,以增加單位時間內通過排除管線6的氣體流量。在一實施例中,氣流控制裝置5包括一自動壓力控制器(automatically pressure controller,APC),且氣體處理設備7包括一真空來源。 In some embodiments, the gas treatment device 7 draws purge gas from the boiler device 10 via a purge line 6. The air flow control device 5 is located between the gas treatment device 7 and the boiler device 10. The gas flow control device 5 is configured to increase the pressure difference of the purge gas located in the purge line 6 to increase the gas flow rate through the purge line 6 per unit time. In one embodiment, the airflow control device 5 includes an automatic pressure controller (APC) and the gas treatment device 7 includes a source of vacuum.

根據本發明實施例,鍋爐設備10的結構說明如下: According to an embodiment of the present invention, the structure of the boiler apparatus 10 is as follows:

第2圖顯示本發明部分實施例的一鍋爐設備10的剖面示意圖。在部分實施例中,鍋爐設備10包括一絕緣殼體20(部分顯示於第2圖中)、一加工腔30、一絕緣組件40、一晶舟50及一氣體供應單元60。鍋爐設備10的元件數量可以增加或減少,並不受本發明的實施例所限制。 Figure 2 shows a schematic cross-sectional view of a boiler apparatus 10 in accordance with some embodiments of the present invention. In some embodiments, the boiler apparatus 10 includes an insulative housing 20 (shown in part in FIG. 2), a processing chamber 30, an insulation assembly 40, a wafer boat 50, and a gas supply unit 60. The number of components of the boiler apparatus 10 can be increased or decreased and is not limited by the embodiments of the present invention.

根據本揭露多個實施例,絕緣隔體20用於提供一絕緣密閉環境於加工腔30的外圍,以替加工腔30建立一個控溫環境。加工腔30包括一管體31以及一蓋體32。管體31具有一長軸Z通過管體31的實質中心。並且管體31具有一上端部33、一 側壁34以及一下端部35。 In accordance with various embodiments of the present disclosure, the insulating spacer 20 is used to provide an insulating containment environment to the periphery of the processing chamber 30 to establish a temperature controlled environment for the processing chamber 30. The processing chamber 30 includes a tube body 31 and a cover 32. The tubular body 31 has a long axis Z passing through the substantial center of the tubular body 31. And the tube body 31 has an upper end portion 33, a Side wall 34 and lower end portion 35.

上端部33為封閉而下端部35為開放以允許晶舟50置入加工腔30進行半導體晶圓W的批次加工,或者允許成載有完成批次加工的半導體晶圓W的晶舟50自加工腔30內移除。上端部33以及下端部35分別位於管體31的相反兩側並位於長軸Z上。側壁34連結上端部33以及下端部35。在一實施例中,下端部35可具有一凸緣用於接收蓋體32。 The upper end portion 33 is closed and the lower end portion 35 is open to allow the wafer boat 50 to be placed into the processing chamber 30 for batch processing of the semiconductor wafer W, or to allow the wafer boat 50 carrying the completed semiconductor wafer W to be self-processed. The machining chamber 30 is removed. The upper end portion 33 and the lower end portion 35 are respectively located on opposite sides of the tubular body 31 and on the long axis Z. The side wall 34 connects the upper end portion 33 and the lower end portion 35. In an embodiment, the lower end portion 35 can have a flange for receiving the cover 32.

加工腔30可具有一圓柱狀外型並以任何適當的材質,例如石英或碳化矽(SiC)所製成。加工腔30可塗佈有例如多晶矽等材料,或者加工腔30可根據在加工腔30內所欲進行的加工製程塗佈特定材料。加工腔30可根據所欲單一批次內所欲加工的晶圓的數量而具有任意高度。在一示範性的實施例中,加工腔30可具有約100公分至約150公分的垂直高度,然而本發明的實施例並不僅此為限。在一實施例中,加工腔30為一在大氣壓力下運作的退火酸洗管(Annealed and Pickled Pipe)。 The processing chamber 30 can have a cylindrical outer shape and be made of any suitable material, such as quartz or tantalum carbide (SiC). The processing chamber 30 can be coated with a material such as polysilicon or the processing chamber 30 can be coated with a particular material according to the processing desired to be performed within the processing chamber 30. The processing chamber 30 can have any height depending on the number of wafers to be processed in a desired batch. In an exemplary embodiment, the processing chamber 30 can have a vertical height of from about 100 centimeters to about 150 centimeters, although embodiments of the invention are not limited thereto. In one embodiment, the processing chamber 30 is an Annealed and Pickled Pipe that operates at atmospheric pressure.

參照第3圖,絕緣組件40配置用於減少通過蓋體32所散失的熱量。在部分實施例中,絕緣組件40包括一基座41以及一支撐架42。基座41包括一下基板411、一上基板412、複數個連結柱413及複數個片狀結構414。下基板411固定於上蓋體32面向加工腔30的內表面,上基板412與下基板411彼此對向配置。連結柱413連結下基板411至上基板412之間。 Referring to FIG. 3, the insulation assembly 40 is configured to reduce heat lost through the cover 32. In some embodiments, the insulation assembly 40 includes a base 41 and a support frame 42. The pedestal 41 includes a lower substrate 411, an upper substrate 412, a plurality of connecting pillars 413, and a plurality of sheet structures 414. The lower substrate 411 is fixed to the inner surface of the upper cover 32 facing the processing chamber 30, and the upper substrate 412 and the lower substrate 411 are disposed opposite to each other. The connecting post 413 connects the lower substrate 411 to the upper substrate 412.

在部分實施例中,片狀結構414設置於連結柱413上,並彼此間隔排列。在部分實施例中,每二個相鄰片狀結構414的間距為P7,並且片狀結構414與下基板411及上基板412 的間距也同樣為P7,但本發明實施例並不僅此為限。在部分實施例中,相鄰二個片狀結構414的間距具有變動,例如朝蓋體32的方向,相鄰二個片狀結構414的間距逐漸減少。另外,片狀結構414與下基板411及上基板412也可大於或小於相鄰二個片狀結構414的間距。 In some embodiments, the sheet structures 414 are disposed on the connecting posts 413 and are spaced apart from each other. In some embodiments, the spacing between each two adjacent sheet structures 414 is P7, and the sheet structure 414 and the lower substrate 411 and the upper substrate 412 The spacing is also P7, but the embodiment of the present invention is not limited thereto. In some embodiments, the pitch of adjacent two sheet structures 414 has a variation, for example, toward the direction of the cover 32, the spacing of adjacent two sheet structures 414 is gradually reduced. In addition, the sheet structure 414 and the lower substrate 411 and the upper substrate 412 may also be larger or smaller than the pitch of the adjacent two sheet structures 414.

支撐架42放置於基座41之上以支撐晶舟50。在部分實施例中,支撐架42包括一側架體43以及一上架體44。側架體43可固定於基座41的上基板412之上並朝遠離蓋體32的方向平行管體31的長軸Z(第2圖)延伸。上架體44連結至側架體43的一端並平行蓋體32延伸。支撐架42可以任何適當的材質製成,例如碳化矽或者石英。側架體43與上架體44可一體成形的方式製成,並且側架體43與上架體44可具有相同的厚度,但本發明的實施例並不僅此為限。 A support frame 42 is placed over the base 41 to support the boat 50. In some embodiments, the support frame 42 includes a side frame 43 and an upper frame 44. The side frame body 43 can be fixed to the upper substrate 412 of the base 41 and extends parallel to the long axis Z (Fig. 2) of the pipe body 31 in a direction away from the cover body 32. The upper frame 44 is coupled to one end of the side frame body 43 and extends parallel to the cover body 32. The support frame 42 can be made of any suitable material, such as tantalum carbide or quartz. The side frame body 43 and the upper frame body 44 may be integrally formed, and the side frame body 43 and the upper frame body 44 may have the same thickness, but the embodiment of the present invention is not limited thereto.

晶舟50配置用於承載以及夾持多個垂直堆疊的半導體晶圓W(第2圖)並且允許反應氣體水平流過半導體晶圓W的表面以沈積期望厚度的材料於其上。在部分實施例中,晶舟50設置於絕緣組件40之上並包括一底板51、一頂板52以及複數個柱體53(第3圖僅顯示一個柱體53)。底板51以及頂板52彼此對向配置。柱體53連結底板51至頂板52。每一柱體具有用於直接夾持半導體晶圓W的多個槽狀結構531。在部分實施例中,每二個相鄰槽狀結構531的間距為P6,上述間距P6小於片狀結構414間的間距P7。 The boat 50 is configured to carry and hold a plurality of vertically stacked semiconductor wafers W (Fig. 2) and to allow reactant gases to flow horizontally across the surface of the semiconductor wafer W to deposit a desired thickness of material thereon. In some embodiments, the boat 50 is disposed above the insulating assembly 40 and includes a bottom plate 51, a top plate 52, and a plurality of columns 53 (only one column 53 is shown in FIG. 3). The bottom plate 51 and the top plate 52 are disposed to face each other. The column 53 connects the bottom plate 51 to the top plate 52. Each of the pillars has a plurality of groove-like structures 531 for directly sandwiching the semiconductor wafer W. In some embodiments, the pitch of each of the two adjacent groove-like structures 531 is P6, and the pitch P6 is smaller than the pitch P7 between the sheet-like structures 414.

上述間距P6可以介於約6公釐至約10公釐之間,例如約6.3公釐。另外,晶舟50可根據其高度而承載對應數量的 晶圓,例如50至180片晶圓。晶舟50可利用例如:石英、碳化矽或矽等任何適當的材質製成。 The above pitch P6 may be between about 6 mm and about 10 mm, for example about 6.3 mm. In addition, the boat 50 can carry a corresponding number according to its height. Wafers, for example 50 to 180 wafers. The boat 50 can be made of any suitable material such as quartz, tantalum carbide or tantalum.

在部分實施例中,柱體53包括一下空置區段532,下空置區段532定義於底板51與最靠近底板51的槽狀結構531L之間,柱體53的下空置區段532內未設置有可供半導體晶圓W放置的槽狀結構。另外,柱體53更包括一上空置區段533,上空置區段533定義於頂板52與最靠近頂板52的槽狀結構531U之間,柱體53的上空置區段533未設置有可供半導體晶圓W放置的槽狀結構。在部分實施例中,上述下空置區段532的長度大於上空置區段533的長度。 In some embodiments, the post 53 includes a lower vacant section 532 defined between the bottom plate 51 and the trough-like structure 531L closest to the bottom plate 51, and the lower vacant section 532 of the post 53 is not disposed. There is a groove-like structure for the semiconductor wafer W to be placed. In addition, the column body 53 further includes an upper vacant section 533 defined between the top plate 52 and the groove-like structure 531U closest to the top plate 52. The upper vacant section 533 of the column 53 is not provided. A groove-like structure in which the semiconductor wafer W is placed. In some embodiments, the length of the lower vacant section 532 is greater than the length of the upper vacant section 533.

晶舟50可利用任何適當的手段固定於絕緣組件40。舉例而言,晶舟50的底板51可以透過複數個鎖附元件,例如螺絲,固定於絕緣組件40的上架體44之上。上述鎖附元件可穿設底板51以及上架體44以固定底板51於上架體44之上,然而本發明的實施例並不僅此為限,晶舟50可以利用其他方式固定於絕緣組件40之上。 The boat 50 can be secured to the insulative assembly 40 by any suitable means. For example, the bottom plate 51 of the boat 50 can be secured to the upper frame 44 of the insulating assembly 40 through a plurality of locking elements, such as screws. The locking component can pass through the bottom plate 51 and the upper frame 44 to fix the bottom plate 51 on the upper frame 44. However, the embodiment of the present invention is not limited thereto, and the boat 50 can be fixed on the insulating component 40 by other means. .

參照第4圖,氣體供應單元60配置用於導引來自氣體供應設備3的淨化氣體進入加工腔30內部。根據本發明部分實施例,氣體供應單元60包括一進氣埠61、一或多個連結管62以及一噴氣管63。 Referring to FIG. 4, the gas supply unit 60 is configured to guide the purge gas from the gas supply device 3 into the interior of the processing chamber 30. According to some embodiments of the present invention, the gas supply unit 60 includes an intake port 61, one or more connecting tubes 62, and a jet tube 63.

在部分實施例中,進氣埠61固定於管體31鄰近下端部35的外表面,並透過供應管線4與氣體供應設備3流體連結,以接收來自氣體供應設備3提供的淨化氣體。連結管62連結進氣埠61至噴氣管63,以導引淨化氣體自進氣埠61流向噴氣管63。 在部分實施例中,連結管62的第一端連結進氣埠61,並沿管體31的側壁34的外表面延伸至管體31的上端部33(第1圖更清楚顯示此特徵),再通過位於上端部33的開口310進入加工腔30內部,最後以第二端與位於加工腔30內部的噴氣管63連結。 In some embodiments, the intake port 61 is fixed to the outer surface of the tubular body 31 adjacent to the lower end portion 35, and is fluidly coupled to the gas supply device 3 through the supply line 4 to receive the purge gas supplied from the gas supply device 3. The connecting pipe 62 connects the intake port 61 to the gas injection pipe 63 to guide the purge gas from the intake port 61 to the gas injection pipe 63. In some embodiments, the first end of the connecting tube 62 is coupled to the intake port 61 and extends along the outer surface of the side wall 34 of the tube body 31 to the upper end portion 33 of the tube body 31 (this feature is more clearly shown in Figure 1). The interior of the processing chamber 30 is again accessed through the opening 310 at the upper end portion 33, and finally joined to the lance tube 63 located inside the processing chamber 30 at the second end.

在部分實施例中,連結管62自管體31的上端部33的第一位置a1延伸至位於管體31的上端部33的第二位置a2。上述第一位置a1與第二位置a2相對於管體31的長軸Z夾設夾角β。在一示範例當中,上述夾角β大約為150度。並且,連結管62位於管體31的上端部33的部分與管體31的長軸Z偏移設置,並未通過管體31的長軸Z。 In some embodiments, the connecting tube 62 extends from a first position a1 of the upper end portion 33 of the tubular body 31 to a second position a2 at the upper end portion 33 of the tubular body 31. The first position a1 and the second position a2 are interposed with respect to the long axis Z of the tubular body 31 by an angle β. In an exemplary embodiment, the angle β is approximately 150 degrees. Further, the portion of the connecting pipe 62 located at the upper end portion 33 of the pipe body 31 is offset from the long axis Z of the pipe body 31, and does not pass through the long axis Z of the pipe body 31.

再次參照第3圖,噴氣管63包括沿平行管體31的長軸Z的方向的管體。根據本發明部分實施例,噴氣管63自一第一端630延伸至一第二端636,且依序包括一上緩衝區段631、一加工區段632、一下緩衝區段633、一上輔助區段634及一下輔助區段635。 Referring again to FIG. 3, the gas injection tube 63 includes a tube body in the direction of the long axis Z of the parallel tube body 31. According to some embodiments of the present invention, the air duct 63 extends from a first end 630 to a second end 636, and includes an upper buffer section 631, a processing section 632, a lower buffer section 633, and an auxiliary. Section 634 and the next auxiliary section 635.

在部分實施例中,上緩衝區段631自噴氣管63的第一端630延伸至第一邊界B1。加工區段632自第一邊界B1延伸至第二邊界B2。下緩衝區段633自第二邊界B2延伸至第三邊界B3。上輔助區段634自第三邊界B3延伸至第四邊界B4。下輔助區段635自第四邊界B4延伸至噴氣管63的第二端636。 In some embodiments, the upper buffer section 631 extends from the first end 630 of the lance 63 to the first boundary B1. The processing section 632 extends from the first boundary B1 to the second boundary B2. The lower buffer segment 633 extends from the second boundary B2 to the third boundary B3. The upper auxiliary section 634 extends from the third boundary B3 to the fourth boundary B4. The lower auxiliary section 635 extends from the fourth boundary B4 to the second end 636 of the gas injection tube 63.

上述第一邊界B1沿垂直長軸Z的方向的投影位於槽狀結構531U的上緣。上述第二邊界B2沿垂直長軸Z的方向的投影位於槽狀結構531L的下緣。上述第三邊界B3沿垂直長軸Z的方向的投影位於槽狀結構531L的下緣與絕緣組件40的上架 體44之間。上述第四邊界B4沿垂直長軸Z的方向的投影位於基座41的上基板412的下表面。 The projection of the first boundary B1 in the direction of the vertical long axis Z is located at the upper edge of the groove-like structure 531U. The projection of the second boundary B2 in the direction of the vertical long axis Z is located at the lower edge of the groove-like structure 531L. The projection of the third boundary B3 in the direction of the vertical long axis Z is located at the lower edge of the groove structure 531L and the upper frame of the insulating assembly 40. Between body 44. The projection of the fourth boundary B4 in the direction of the vertical long axis Z is located on the lower surface of the upper substrate 412 of the susceptor 41.

在部分實施例中,噴氣管63的上緩衝區段631、加工區段632、下緩衝區段633、上輔助區段634及下輔助區段635皆包括複數個噴氣孔64。噴氣孔64貫穿噴氣管63的管壁並連通位於噴氣管63內部的氣體通道。自連結管62供應至噴氣管63的淨化氣體經由上述氣體通道與噴氣孔64供應至噴氣管63外部。 In some embodiments, the upper buffer section 631, the processing section 632, the lower buffer section 633, the upper auxiliary section 634, and the lower auxiliary section 635 of the gas injection tube 63 each include a plurality of gas injection holes 64. The gas injection hole 64 penetrates the pipe wall of the gas injection pipe 63 and communicates with the gas passage located inside the gas injection pipe 63. The purge gas supplied from the connection pipe 62 to the gas injection pipe 63 is supplied to the outside of the gas injection pipe 63 via the above-described gas passage and the gas injection hole 64.

根據本發明部分實施例,噴氣管63的上緩衝區段631、加工區段632、下緩衝區段633、上輔助區段634及下輔助區段635上噴氣孔64的排列方式說明如下: According to some embodiments of the present invention, the arrangement of the air blast holes 64 in the upper buffer section 631, the processing section 632, the lower buffer section 633, the upper auxiliary section 634, and the lower auxiliary section 635 of the air nozzle 63 is as follows:

噴氣管63的加工區段632包括一既定數目的噴氣孔64。上述既定數目對應於晶舟50上單一柱體53上的槽狀結構531的數量。舉例而言,晶舟50上單一柱體53上包括有180個槽狀結構531,噴氣管63的加工區段632亦包括有180個噴氣孔64。噴氣管63的加工區段632的噴氣孔64間相隔間距P2,上述間距P2相等於二個相鄰槽狀結構531的間距P6,例如6.3mm。並且,噴氣管63的加工區段632的噴氣孔64沿垂直長軸Z的方向的投影各自對應於單一柱體53上的一個槽狀結構531。 The machined section 632 of the lance 63 includes a predetermined number of vent holes 64. The predetermined number described above corresponds to the number of groove-like structures 531 on the single cylinder 53 on the boat 50. For example, the single cylinder 53 on the boat 50 includes 180 groove-like structures 531, and the processed section 632 of the gas injection tube 63 also includes 180 gas injection holes 64. The gas injection holes 64 of the processing section 632 of the air tube 63 are spaced apart by a pitch P2 which is equal to the pitch P6 of two adjacent groove structures 531, for example, 6.3 mm. Also, the projections of the gas injection holes 64 of the processed section 632 of the gas injection tube 63 in the direction of the vertical long axis Z each correspond to a groove-like structure 531 on the single cylinder 53.

噴氣管63的上緩衝區段631包括二個噴氣孔64。噴氣管63的上緩衝區段631的二個噴氣孔64間相隔間距P1。噴氣管63的上緩衝區段631的噴氣孔64間的間距P1可相等於噴氣管63的加工區段632的噴氣孔64間的間距P2,例如6.3mm。並且,噴氣管63的上緩衝區段631與加工區段632中相鄰第一邊界B1 的二個噴氣孔64同樣相隔上述間距P2。 The upper buffer section 631 of the lance 63 includes two gas injection holes 64. The two gas injection holes 64 of the upper buffer section 631 of the gas injection pipe 63 are spaced apart by a distance P1. The pitch P1 between the gas injection holes 64 of the upper buffer section 631 of the gas injection pipe 63 may be equal to the pitch P2 between the gas injection holes 64 of the processed section 632 of the gas injection pipe 63, for example, 6.3 mm. And, the upper buffer section 631 of the air duct 63 and the adjacent first boundary B1 in the processing section 632 The two gas injection holes 64 are also spaced apart by the above-described pitch P2.

噴氣管63的下緩衝區段633包括二個噴氣孔64。噴氣管63的下緩衝區段633的二個噴氣孔64間相隔間距P3。噴氣管63的下緩衝區段633的噴氣孔64間的間距P3可相等於噴氣管63的加工區段632的噴氣孔64間的間距P2,例如6.3mm。並且,噴氣管63的下緩衝區段633與加工區段632中相鄰第一邊界B2的二個噴氣孔64同樣相隔上述間距P2。 The lower buffer section 633 of the lance 63 includes two gas injection holes 64. The two gas injection holes 64 of the lower buffer section 633 of the gas injection pipe 63 are spaced apart by a distance P3. The pitch P3 between the gas injection holes 64 of the lower buffer section 633 of the gas injection pipe 63 may be equal to the pitch P2 between the gas injection holes 64 of the processed section 632 of the gas injection pipe 63, for example, 6.3 mm. Further, the lower buffer section 633 of the gas injection tube 63 is also separated from the two gas injection holes 64 adjacent to the first boundary B2 in the processing section 632 by the above-described pitch P2.

噴氣管63的下輔助區段635包括一既定數目的噴氣孔64。上述既定數目滿足方程式N+1,其中N為基座41的片狀結構414的數量。舉例而言,基座41上包括有12個片狀結構414(第3圖僅示意性繪示出4個片狀結構414),噴氣管63的下輔助區段635即包括有13個噴氣孔64。 The lower auxiliary section 635 of the lance 63 includes a predetermined number of vent holes 64. The predetermined number described above satisfies the equation N+1, where N is the number of sheet structures 414 of the pedestal 41. For example, the base 41 includes 12 sheet-like structures 414 (Fig. 3 only schematically shows four sheet-like structures 414), and the lower auxiliary section 635 of the jet tube 63 includes 13 jet holes. 64.

噴氣管63的下輔助區段635的噴氣孔64間相隔間距P5,上述間距P5相等於二個相鄰片狀結構414的間距P7,例如14mm。並且,在垂直長軸Z的方向上,片狀結構414位於噴氣管63上的投影與下輔助區段635內的排氣孔64交錯設置。 The gas injection holes 64 of the lower auxiliary section 635 of the gas injection pipe 63 are spaced apart by a pitch P5 which is equal to the pitch P7 of the two adjacent sheet structures 414, for example, 14 mm. Also, in the direction of the vertical long axis Z, the projection of the sheet-like structure 414 on the lance 63 is staggered with the vent 64 in the lower auxiliary section 635.

噴氣管63的上輔助區段634的噴氣孔64間相隔的間距P4是相同於噴氣管63的下輔助區段635的噴氣孔64間相隔的間距P5。並且,噴氣管63的上輔助區段634與下輔助區段635中相鄰第四邊界B4的二個噴氣孔64同樣相隔上述間距P5。於是,噴氣管63的上輔助區段634的噴氣孔64的數目是根據噴氣管63的上輔助區段634的長度所決定。在一示範例中,噴氣管63的上輔助區段634包括13個噴氣孔64,然而本發明實施例並不僅此為限。 The pitch P4 between the gas injection holes 64 of the upper auxiliary section 634 of the gas injection pipe 63 is the same as the pitch P5 of the gas injection holes 64 of the lower auxiliary section 635 of the gas injection pipe 63. Further, the upper auxiliary section 634 of the gas injection pipe 63 and the two gas injection holes 64 adjacent to the fourth boundary B4 of the lower auxiliary section 635 are also separated by the above-described pitch P5. Thus, the number of the gas injection holes 64 of the upper auxiliary section 634 of the gas injection pipe 63 is determined according to the length of the upper auxiliary section 634 of the gas injection pipe 63. In an exemplary embodiment, the upper auxiliary section 634 of the gas injection tube 63 includes 13 gas injection holes 64, although the embodiment of the present invention is not limited thereto.

在其他示範例中,噴氣管63的上輔助區段634的噴氣孔64間的間距不完全相同於噴氣管63的上輔助區段634的噴氣孔64間的間距P5。舉例而言,噴氣管63的上輔助區段634的噴氣孔64間的間距在朝向第二端636的方向自上述間距P3逐漸增加至間距P5。噴氣管63的下緩衝區段633與上輔助區段634中相鄰第三邊界B3的二個噴氣孔64相隔上述間距P3。噴氣管63的上輔助區段634與下輔助區段635中相鄰第四邊界B4的二個噴氣孔64相隔上述間距P5。 In other examples, the spacing between the gas injection holes 64 of the upper auxiliary section 634 of the gas injection pipe 63 is not exactly the same as the pitch P5 between the gas injection holes 64 of the upper auxiliary section 634 of the gas injection pipe 63. For example, the spacing between the gas injection holes 64 of the upper auxiliary section 634 of the gas injection tube 63 gradually increases from the above-described pitch P3 to the pitch P5 in the direction toward the second end 636. The lower buffer section 633 of the lance 63 is spaced apart from the two vent holes 64 of the adjacent third boundary B3 of the upper auxiliary section 634 by the above-described pitch P3. The upper auxiliary section 634 of the gas injection pipe 63 is spaced apart from the two gas injection holes 64 of the adjacent fourth boundary B4 of the lower auxiliary section 635 by the above-described pitch P5.

在上述實施例中,噴氣管63的上緩衝區段631、加工區段632、下緩衝區段633、上輔助區段634及下輔助區段635的噴氣孔64實質為圓形且具有相同的孔徑,但本發明實施例並不僅此為限噴氣管63的上緩衝區段631、加工區段632、下緩衝區段633、上輔助區段634及下輔助區段635的噴氣孔64可以具有相異的形狀且具有相異的孔徑。 In the above embodiment, the air blast holes 64 of the upper buffer section 631, the processing section 632, the lower buffer section 633, the upper auxiliary section 634, and the lower auxiliary section 635 of the lance 63 are substantially circular and have the same The aperture, but the embodiment of the present invention may not only have the air vents 64 of the upper buffer section 631, the processing section 632, the lower buffer section 633, the upper auxiliary section 634, and the lower auxiliary section 635 of the jet tube 63. Different shapes and different pore sizes.

舉例而言,噴氣管63的上緩衝區段631、加工區段632、下緩衝區段633的噴氣孔64具有第一孔徑,且噴氣管63的上輔助區段634及下輔助區段635的噴氣孔64具有第二孔徑,上述第二孔徑大於第一孔徑,藉此增加經由噴氣管63的上輔助區段634及下輔助區段635的噴氣孔64的淨化氣體的流量,同時增加通過噴氣管63的上緩衝區段631、加工區段632、下緩衝區段633的噴氣孔64的淨化氣體的流速。 For example, the upper baffle section 631, the processing section 632, and the lower baffle section 633 of the lance 63 have a first aperture, and the upper auxiliary section 634 and the lower auxiliary section 635 of the lance 63 The gas injection hole 64 has a second aperture which is larger than the first aperture, thereby increasing the flow rate of the purge gas through the gas injection holes 64 of the upper auxiliary section 634 and the lower auxiliary section 635 of the gas injection pipe 63 while increasing the passage of the jet The flow rate of the purge gas of the upper baffle section 631 of the tube 63, the processing section 632, and the gas injection hole 64 of the lower buffer section 633.

在部分實施例中,噴氣管63的下輔助區段635靠近第二端636的位置更包括一清潔孔65。清潔孔65是配置用於加工製程結束後,供清潔液體進入噴氣管63內部進行清潔使用。 在部分實施例中,清潔孔65省略設置。 In some embodiments, the lower auxiliary section 635 of the lance 63 further includes a cleaning aperture 65 adjacent the second end 636. The cleaning hole 65 is configured to clean the liquid into the interior of the lance 63 after the end of the processing process. In some embodiments, the cleaning holes 65 are omitted.

參照第4圖,在部分實施例中,鍋爐設備10更包括一排氣埠70。排氣埠70連結於管體30靠近下端部35的側壁34上。在一示範性實施例中,進氣埠61與排氣埠70位於相同高度,並且相對於管體30的長軸Z的夾角α互補於第一位置a1與第二位置a2相對於管體30的長軸Z的夾角β。在一示範例中,夾角α約為30度,且夾角β約為150度。藉此配置,噴氣管63的噴氣孔64正對於排氣埠70,以優化淨化氣體於加工腔內的流動路徑。 Referring to Figure 4, in some embodiments, boiler apparatus 10 further includes an exhaust port 70. The exhaust port 70 is coupled to the side wall 34 of the tubular body 30 near the lower end portion 35. In an exemplary embodiment, the intake port 61 is at the same height as the exhaust port 70, and the angle α with respect to the long axis Z of the tube 30 is complementary to the first position a1 and the second position a2 with respect to the tube 30. The angle β of the long axis Z. In an exemplary embodiment, the angle α is about 30 degrees and the angle β is about 150 degrees. With this configuration, the gas injection holes 64 of the gas injection pipe 63 are directed to the exhaust gas enthalpy 70 to optimize the flow path of the purge gas in the processing chamber.

在部分實施例中,排氣埠70包括一外管道71與一內管道72。外管道71固定於管體30的側壁34上,並連通形成在側壁34上的開口311。外管道71的內端開口係直接連接管體30內部的空間,而未連結其與管線。內管道72與外管道71具有實質相同形狀的剖面,例如圓形。內管道72的外徑大致相同於外管道71的內徑,且內管道72以可卸除的方式套設於外管道71內部。 In some embodiments, the exhaust manifold 70 includes an outer conduit 71 and an inner conduit 72. The outer duct 71 is fixed to the side wall 34 of the pipe body 30 and communicates with the opening 311 formed in the side wall 34. The inner end opening of the outer duct 71 is directly connected to the space inside the pipe body 30 without being connected to the pipeline. The inner duct 72 and the outer duct 71 have a substantially identical cross section, such as a circular shape. The outer diameter of the inner tube 72 is substantially the same as the inner diameter of the outer tube 71, and the inner tube 72 is removably sleeved inside the outer tube 71.

在部分實施例中,外管道71與內管道72是以相異材質製成。舉例而言,外管道71是石英(Quartz)製成,而內管道72是以聚四氟乙烯(Teflon)製成,內管道72的熱傳導(thermal conductance)係數較外管道的熱傳導係數小,較不易增溫,以避免反應氣體附著於其上而產生污染。然而,本發明實施例並不僅此為限,外管道71與內管道72可以利用相同的材質製成。在部分實施例中,排氣埠70省略設置內管道72,外管道71是以可卸除的方式連結管體30的側壁34上。關於排氣埠 70的優點將於後方關於第5圖的加工晶圓的方法的實施例中進一步說明。 In some embodiments, the outer tube 71 and the inner tube 72 are made of different materials. For example, the outer pipe 71 is made of quartz (Quartz), and the inner pipe 72 is made of Teflon. The thermal conductance coefficient of the inner pipe 72 is smaller than that of the outer pipe. It is not easy to increase the temperature to prevent the reaction gas from adhering thereto and causing contamination. However, the embodiment of the present invention is not limited thereto, and the outer pipe 71 and the inner pipe 72 may be made of the same material. In some embodiments, the exhaust manifold 70 omits an inner conduit 72 that is removably attached to the sidewall 34 of the tubular body 30. About exhaust 埠 The advantages of 70 will be further explained in the following examples of the method of processing wafers in FIG.

再次參照第2圖,加熱單元90用於在半導體晶圓W的加工製程中產生熱能,使加工腔30達到既定製程溫度。在部分實施例中,加熱單元90沿加工腔30的側壁34排列,且包括四個側壁加熱器91、92、93及94。側壁加熱器91、92、93及94沿著加工腔30的側壁34排列。在部分實施例中,側壁加熱器91、92、93及94可在加工腔30的垂直方向上大致間隔相等間距。在部分實施例中,側壁加熱器91、92、93及94為電阻式加熱器,透過一個電力控制裝置調節輸入至每一加熱器的輸入電力,側壁加熱器91、92、93及94可各自設定於相異溫度。於是,加工腔30內各個區段內的加熱溫度可以透過控制側壁加熱器91、92、93及94的輸出溫度而進行調節。 Referring again to FIG. 2, the heating unit 90 is used to generate thermal energy in the processing of the semiconductor wafer W to bring the processing chamber 30 to a custom temperature. In some embodiments, the heating unit 90 is aligned along the sidewall 34 of the processing chamber 30 and includes four sidewall heaters 91, 92, 93, and 94. The side wall heaters 91, 92, 93 and 94 are arranged along the side walls 34 of the processing chamber 30. In some embodiments, the sidewall heaters 91, 92, 93, and 94 may be substantially equally spaced apart in the vertical direction of the processing chamber 30. In some embodiments, the side wall heaters 91, 92, 93, and 94 are resistive heaters that regulate input power input to each heater through a power control device, and the side wall heaters 91, 92, 93, and 94 may each Set at different temperatures. Thus, the heating temperature in each section of the processing chamber 30 can be adjusted by controlling the output temperatures of the side wall heaters 91, 92, 93, and 94.

第5圖顯示本發明之部分實施例之加工一半導體晶圓W的方法1000的流程圖。為了舉例,該流程以第6圖的示意圖來說明。在不同的實施例中,部分階段可以替換或是消去。可加入額外的特性至半導體裝置結構中。在不同的實施例中,部分上述特性可以替換或是消去。 Figure 5 shows a flow diagram of a method 1000 of processing a semiconductor wafer W in accordance with some embodiments of the present invention. For the sake of example, the flow is illustrated by the schematic of Figure 6. In different embodiments, some of the stages can be replaced or eliminated. Additional features can be added to the semiconductor device structure. In various embodiments, some of the above characteristics may be replaced or eliminated.

方法1000起始於操作S1,提供鍋爐設備10。在部分實施例中,鍋爐設備10可設置於一待機模式以及一加工模式。在待機模式之下,加工腔30為開啟。蓋體32與管體31分離,並且絕緣組件40以及晶舟50位於管體31所定義的空間之外。在加工模式之下,加工腔30為關閉。蓋體32連結至管體31,並且絕緣組件40以及晶舟50設置於管體31所定義的空間之內。 Method 1000 begins at operation S1 by providing boiler apparatus 10. In some embodiments, the boiler apparatus 10 can be placed in a standby mode and in a processing mode. In the standby mode, the processing chamber 30 is open. The cover 32 is separated from the tubular body 31, and the insulating assembly 40 and the boat 50 are located outside the space defined by the tubular body 31. In the processing mode, the processing chamber 30 is closed. The cover 32 is coupled to the tubular body 31, and the insulating assembly 40 and the boat 50 are disposed within a space defined by the tubular body 31.

方法1000繼續至操作S2,放置複數個半導體晶圓W於鍋爐設備10的晶舟50。半導體晶圓W可藉由具有一承載片的機械手臂(未顯示於圖示)移入至鍋爐設備10的晶舟50內部。在半導體晶圓W放置於晶舟50時,半導體晶圓W受晶舟50的柱體53上的溝槽結構所夾持,且相鄰二個半導體晶圓W間維持相等間距。 The method 1000 continues to operation S2 by placing a plurality of semiconductor wafers W on the wafer boat 50 of the boiler apparatus 10. The semiconductor wafer W can be moved into the interior of the wafer boat 50 of the boiler apparatus 10 by a robotic arm (not shown) having a carrier. When the semiconductor wafer W is placed on the wafer boat 50, the semiconductor wafer W is sandwiched by the trench structure on the pillar 53 of the wafer boat 50, and the adjacent two semiconductor wafers W are maintained at equal intervals.

根據部分實施例,半導體晶圓W由矽、鍺或其他半導體材料所製成。根據部分實施例,半導體晶圓W由複合半導體所製成,如碳化矽(SiC)、砷化鎵(GaAs)、砷化銦(InAs)或磷化銦(InP)。根據部分實施例,半導體晶圓W由合金半導體所製成,如矽鍺(SiGe)、矽鍺碳(SiGeC)、磷砷化鎵(GaAsP)或磷化銦鎵(GaInP)。根據部分實施例,半導體晶圓W包括一晶膜層。舉例來說,半導體晶圓W具有一晶膜層覆蓋於大型半導體(bulk semiconductor)上。根據部分實施例,半導體晶圓W可為矽絕緣體(silicon-on-insulator;SOI)或鍺絕緣體(germanium-on-insulator;GOI)基板。 According to some embodiments, the semiconductor wafer W is made of tantalum, niobium or other semiconductor material. According to some embodiments, the semiconductor wafer W is made of a composite semiconductor such as SiC, GaAs, InAs, or InP. According to some embodiments, the semiconductor wafer W is made of an alloy semiconductor such as germanium (SiGe), germanium carbon (SiGeC), gallium arsenide (GaAsP) or indium gallium phosphide (GaInP). According to some embodiments, the semiconductor wafer W includes a crystalline film layer. For example, the semiconductor wafer W has a crystalline film layer overlying a bulk semiconductor. According to some embodiments, the semiconductor wafer W may be a silicon-on-insulator (SOI) or a germanium-on-insulator (GOI) substrate.

半導體晶圓W上可包括有多個裝置元件。舉例而言,形成於半導體晶圓W上的裝置元件可包括一電晶體,例如:金氧半導體場效電晶體(metal oxide semiconductor field effect transistors(MOSFET))、互補式金氧半導體電晶體(complementary metal oxide semiconductor(CMOS)transistors)、雙載子接面電晶體(bipolar junction transistors(BJT))、高電壓電晶體、高頻電晶體、P型場效電晶體(p-channel and/or n-channel field-effect transistors(PFET))或者P型場效 電晶體(n-channel field-effect transistors(NFET)等,以及或者其他元件。半導體晶圓W上的多個裝置元件已經經過多個加工製程,例如沈積、蝕刻、離子植入、光刻、退火、以及或者其他製程。 A plurality of device components can be included on the semiconductor wafer W. For example, the device component formed on the semiconductor wafer W may include a transistor such as a metal oxide semiconductor field effect transistor (MOSFET) or a complementary metal oxide semiconductor transistor (complementary). Metal oxide semiconductor (CMOS) transistor, bipolar junction transistors (BJT), high voltage transistors, high frequency transistors, P-type field effect transistors (p-channel and/or n- Channel field-effect transistors (PFET) or P-type field effect N-channel field-effect transistors (NFET), etc., or other components. Multiple device components on a semiconductor wafer W have undergone multiple processing processes such as deposition, etching, ion implantation, photolithography, annealing And or other processes.

在部分實施例中,除了半導體晶圓W之外,晶舟50內更設置有一或多個仿基板(dummy wafer)DW,以增加製程均勻度。任意數量的仿基板DW可以設置於晶舟50當中。在部分實施例中,二群仿基板DW分別設置於晶舟50靠近底板51與頂板52的區段,並且分別位於批次堆疊的待加工半導體晶圓W上方與下方。 In some embodiments, in addition to the semiconductor wafer W, one or more dummy wafers DW are disposed in the wafer boat 50 to increase process uniformity. Any number of dummy substrates DW may be disposed in the wafer boat 50. In some embodiments, the two groups of dummy substrates DW are respectively disposed in the section of the wafer boat 50 near the bottom plate 51 and the top plate 52, and are respectively located above and below the batch-stacked semiconductor wafer W to be processed.

方法1000繼續至操作S3,移動晶舟50進入鍋爐設備10的加工腔30。晶舟50可藉由一升降設備(未顯示於圖示)抬升蓋體32以移動晶舟50進入管體31內。當蓋體32連結至管體31的下端部35,晶舟50位於氣密的加工腔30內。 The method 1000 continues to operation S3 by moving the wafer boat 50 into the processing chamber 30 of the boiler apparatus 10. The boat 50 can lift the lid 32 by a lifting device (not shown) to move the boat 50 into the tube 31. When the cover 32 is coupled to the lower end portion 35 of the tubular body 31, the boat 50 is located within the airtight processing chamber 30.

方法1000繼續至操作S4,利用加熱單元90加熱加工腔30。在部分實施例中,側壁加熱器91、92、93及94的熱輸出可獨立進行調節。側壁加熱器91、92、93及94的熱輸出可以透過人工方式或者透過一加熱控制器或電腦自動進行調節,上述加熱控制器可根據設置於鍋爐設備10內部的溫度偵測器的偵測數值提供控制訊號,或者上述加熱控制器根據既定的加熱溫度對側壁加熱器91、92、93及94進行加熱。 The method 1000 continues to operation S4 by heating the processing chamber 30 with the heating unit 90. In some embodiments, the heat output of the sidewall heaters 91, 92, 93, and 94 can be independently adjusted. The heat output of the side wall heaters 91, 92, 93, and 94 can be automatically adjusted manually or through a heating controller or computer. The heating controller can be based on the detected value of the temperature detector disposed inside the boiler device 10. A control signal is provided, or the above-described heating controller heats the side wall heaters 91, 92, 93, and 94 in accordance with a predetermined heating temperature.

在部分實施例中,半導體晶圓W是利用FCVD製程技術形成一薄膜並經過烘烤後再送入鍋爐設備10進行熱退火製程,其中半導體晶圓W是在一與大氣壓力相當的製程壓力下 進行加工。在一示範例中,上述製程壓力是介於約96000Pa至約100000Pa之間。在執行熱退火製程過程中,半導體晶圓W表面薄膜可能在加工過程中產生反應氣體(例如:NH3)。由於反應氣體容易造成半導體晶圓W與鍋爐設備10的汙染,為排除上述反應氣體,方法1000繼續至操作S5,供應淨化氣體至加工腔30。 In some embodiments, the semiconductor wafer W is formed into a film by FCVD process technology and baked and then sent to the boiler device 10 for thermal annealing, wherein the semiconductor wafer W is at a process pressure equivalent to atmospheric pressure. Processing. In an exemplary embodiment, the process pressure is between about 96,000 Pa and about 100,000 Pa. During the thermal annealing process, the semiconductor wafer W surface film may generate a reactive gas (eg, NH3) during processing. Since the reaction gas easily causes contamination of the semiconductor wafer W and the boiler apparatus 10, in order to exclude the above-described reaction gas, the method 1000 proceeds to operation S5 to supply the purge gas to the processing chamber 30.

在部分實施例中,淨化氣體是通過加工區段632的噴氣孔64相對於每一半導體晶圓W進行供應。值得注意的是,由於,加工區段632的噴氣孔64是對齊溝槽結構531設置,淨化氣體離開來自加工區段632的噴氣孔64後,將通過相鄰二個半導體晶圓W間的間隙流動,並且淨化氣體可以沿水平方向通過每一半導體晶圓W的表面,以排除上述反應氣體。 In some embodiments, the purge gas is supplied relative to each semiconductor wafer W through the gas injection holes 64 of the processing section 632. It is to be noted that, since the gas injection holes 64 of the processing section 632 are disposed in the alignment groove structure 531, the purge gas passes through the gas injection holes 64 from the processing section 632 and passes through the gap between the adjacent two semiconductor wafers W. Flowing, and the purge gas can pass through the surface of each semiconductor wafer W in the horizontal direction to exclude the above reaction gas.

在部分實施例中,噴氣管63所供應的淨化氣體是以介於約11mm/s至約24mm/s之間的流速通過半導體晶圓W,但本發明實施例並不僅此為限,淨化氣體的流速可以依照需求進行調整。 In some embodiments, the purge gas supplied by the gas injection tube 63 passes through the semiconductor wafer W at a flow rate between about 11 mm/s and about 24 mm/s, but the embodiment of the present invention is not limited thereto, and the purge gas is The flow rate can be adjusted as needed.

相較於自鍋爐設備上方供應淨化氣體的實施例(淨化氣體通過半導體晶圓W的流速僅介於約0.1mm/s至約0.4mm/s之間),採用噴氣管63供應淨化氣體的實施例可以快速將反應氣體自半導體晶圓W的表面吹離,故可防止半導體晶圓W受污染。在一實施例中,鍋爐設備10相較於自上方供應淨化氣體的鍋爐設備減少11%的粒子堆積,並且可以提昇約4%的產品量率。 Compared with the embodiment in which the purge gas is supplied from above the boiler device (the flow rate of the purge gas through the semiconductor wafer W is only between about 0.1 mm/s and about 0.4 mm/s), the implementation of supplying the purge gas using the gas injection pipe 63 For example, the reaction gas can be quickly blown off from the surface of the semiconductor wafer W, so that the semiconductor wafer W can be prevented from being contaminated. In one embodiment, the boiler plant 10 reduces particle packing by 11% compared to boiler equipment that supplies purge gas from above, and can increase product yield by about 4%.

根據一實驗結果觀察,在利用如第6圖所示的噴氣 管63供應淨化氣體進入加工腔30的實施例中,在長軸Z上淨化氣體通過半導體晶圓W的流速大致呈現一鐘形分布(bell-shaped distribution)。亦即,通過排列於中央位置的半導體晶圓W的淨化氣體的流速為最大,並且往底板51與頂板52的方向上,通過半導體晶圓W的淨化氣體的流速逐漸遞減。 Observed according to an experimental result, using the jet as shown in Fig. 6. In the embodiment where the tube 63 supplies purge gas into the processing chamber 30, the flow rate of the purge gas through the semiconductor wafer W over the long axis Z generally assumes a bell-shaped distribution. That is, the flow rate of the purge gas through the semiconductor wafer W arranged at the center position is the largest, and the flow rate of the purge gas passing through the semiconductor wafer W is gradually decreased in the direction toward the bottom plate 51 and the top plate 52.

為了使通過所有半導體晶圓W的淨化氣體的流速皆維持在一門檻值,使反應氣體快速被排除,在部分實施例中,在操作S5執行的同時,方法1000更包括通過噴氣管63的上緩衝區段631與下緩衝區段632的氣孔64供應淨化氣體,以維持所有鄰近底板51與頂板52的半導體晶圓W的淨化氣體的流速大於一門檻值,以避免或減少鄰近底板51與頂板52的半導體晶圓W在加工過程中因為反應氣體未能有效排除所產生的污染。 In order to maintain the flow rate of the purge gas passing through all of the semiconductor wafers W at a threshold, the reaction gases are quickly eliminated. In some embodiments, the method 1000 further includes passing over the gas tubes 63 while the operation S5 is being performed. The buffer holes 631 and the air holes 64 of the lower buffer section 632 supply the purge gas to maintain the flow rate of the purge gas of all the semiconductor wafers W adjacent to the bottom plate 51 and the top plate 52 greater than a threshold value to avoid or reduce the adjacent bottom plate 51 and the top plate. The semiconductor wafer W of 52 is not effectively eliminated by the reaction gas during processing.

然而,本發明實施例並不僅此為限。在部分實施例中,噴氣管63的上緩衝區段631與下緩衝區段632省略設置,透過放置基板DW於垂直方向兩側的區段,使通過所有半導體晶圓W的淨化氣體的流速皆大於一門檻值,以避免或減少半導體晶圓W受污染的情況發生。 However, the embodiments of the present invention are not limited thereto. In some embodiments, the upper buffer section 631 and the lower buffer section 632 of the ejector tube 63 are omitted, and the flow rate of the purge gas passing through all the semiconductor wafers W is transmitted through the sections on both sides of the vertical direction of the substrate DW. More than one threshold to avoid or reduce the contamination of the semiconductor wafer W.

在部分實施例中,在操作S5執行的同時,方法1000更包括通過噴氣管63的上輔助區段634與下輔助區段635的氣孔64供應淨化氣體。上輔助區段634與下輔助區段635的氣孔64所供應的淨化氣體可以增加通過半導體晶圓W的淨化氣體的氣流穩定性,避免通過半導體晶圓W的淨化氣體發生擾流(turbulent)。於是,淨化氣體可以通過半導體晶圓W整個表面,並排除大部分反應氣體。 In some embodiments, the method 1000 further includes supplying purge gas through the upper auxiliary section 634 of the gas injection tube 63 and the air vent 64 of the lower auxiliary section 635 while the operation S5 is being performed. The purge gas supplied from the air holes 64 of the upper auxiliary section 634 and the lower auxiliary section 635 can increase the airflow stability of the purge gas passing through the semiconductor wafer W, avoiding turbulence of the purge gas passing through the semiconductor wafer W. Thus, the purge gas can pass through the entire surface of the semiconductor wafer W and exclude most of the reactant gases.

在部分實施例中,半導體晶圓W表面上反應氣體的濃度分布介於約16%至約29%之間。相較於自鍋爐設備上方供應淨化氣體的實施例(半導體晶圓W表面上反應氣體的濃度分布介於24%至73%之間),採用噴氣管63供應淨化氣體的實施例可以有效降低半導體晶圓W的反應氣體的濃度,故可防止半導體晶圓W受污染。 In some embodiments, the concentration of the reactive gas on the surface of the semiconductor wafer W is between about 16% and about 29%. Compared with the embodiment in which the purge gas is supplied from above the boiler device (the concentration distribution of the reaction gas on the surface of the semiconductor wafer W is between 24% and 73%), the embodiment in which the purge gas is supplied by the gas jet 63 can effectively reduce the semiconductor Since the concentration of the reaction gas of the wafer W is such that the semiconductor wafer W is contaminated.

另一方面,上輔助區段634與下輔助區段635的氣孔64所供應的淨化氣體同時可以有效移除絕緣組件40附近區段所積存的反應氣體。如此一來,鍋爐設備的維護週期可以延長,增加鍋爐設備的產能。 On the other hand, the purge gas supplied from the upper auxiliary section 634 and the air vent 64 of the lower auxiliary section 635 can simultaneously remove the reaction gas accumulated in the section near the insulating member 40. As a result, the maintenance cycle of the boiler equipment can be extended to increase the capacity of the boiler equipment.

方法1000繼續至操作S6,自加工腔30排除淨化氣體。在部分實施例中,氣體處理設備7產生一真空將加工腔30內的淨化氣體、自半導體晶圓W產生的反應氣體及污染粒子經由排氣埠70與排除管線6抽離加工腔30。由於加工腔30中的反應氣體可以快速自加工腔30排除,故可避免半導體晶圓W與鍋爐設備10受反應氣體污染。操作S6可與操作S5同時開始並同時結束。或者,操作S6可較操作S5提早開始並在操作S5之後結束。在操作S6結束之後,方法1000繼續至操作S7,自鍋爐設備10移除半導體晶圓W,以結束鍋爐設備10所進行的加工製程。 The method 1000 continues to operation S6 to purge the purge gas from the processing chamber 30. In some embodiments, the gas processing apparatus 7 generates a vacuum to evacuate the purge gas in the processing chamber 30, the reactive gases generated from the semiconductor wafer W, and the contaminating particles away from the processing chamber 30 via the exhaust port 70 and the purge line 6. Since the reaction gas in the processing chamber 30 can be quickly removed from the processing chamber 30, contamination of the semiconductor wafer W and the boiler device 10 by the reaction gas can be avoided. Operation S6 can be started simultaneously with operation S5 and ended at the same time. Alternatively, operation S6 may start earlier than operation S5 and end after operation S5. After the end of operation S6, the method 1000 continues to operation S7 to remove the semiconductor wafer W from the boiler apparatus 10 to end the processing process performed by the boiler apparatus 10.

在部分實施例中,在操作S6執行的同時,氣流控制裝置5可選擇性開啟。氣流控制裝置5可擴大排除管線6的上游(靠近加工腔一端)與排除管線6的下游(靠近氣體處理設備7一端)的壓力差,以增加單位時間內自加工腔30排除的氣體流量。 In some embodiments, the airflow control device 5 can be selectively turned on while the operation S6 is being performed. The airflow control device 5 can expand the pressure difference between the upstream of the exclusion line 6 (near the end of the processing chamber) and the downstream of the exclusion line 6 (near the end of the gas treatment device 7) to increase the flow of gas removed from the processing chamber 30 per unit time.

在一實施例中,在該自動壓力控制器的上游與該自動壓力控制器的下游的壓力差介於約96000Pa至約100000Pa之間。於是,不僅反應氣體可以快速自加工腔30排除,也可增加已經固化且質量較大的污染粒子自加工腔30移除的機會。另一方面,藉由提昇壓力差,也可避免氣體自排除管線6回流至加工腔30的情況發生。 In an embodiment, the pressure differential upstream of the automatic pressure controller and downstream of the automatic pressure controller is between about 96000 Pa and about 100,000 Pa. Thus, not only can the reactive gas be quickly removed from the processing chamber 30, but also the opportunity for the cured and bulky contaminating particles to be removed from the processing chamber 30 can be increased. On the other hand, by raising the pressure difference, it is also possible to prevent the gas from flowing back to the processing chamber 30 from the elimination line 6.

在部分實施例中,氣體通過排氣埠70時其中的污染粒子會堆積於排氣埠70當中,造成單位時間通過排氣埠70的氣體流量減少。為改善此現象,在排氣埠70具有內管道72的實施例中,可以透過更換排氣埠70的內管道72,快速針對鍋爐設備10進行維護,使單位時間通過排氣埠70的氣體流量恢復既定數值。或者,在排氣埠70的外管道71可自加工腔30卸除的實施例中,可以透過更換排氣埠70的外管道71,快速針對鍋爐設備10進行維護,使單位時間通過排氣埠70的氣體流量恢復既定數值。 In some embodiments, the contaminating particles therein will accumulate in the exhaust gas enthalpy 70 as it passes through the exhaust gas enthalpy 70, resulting in a decrease in gas flow through the exhaust gas enthalpy 70 per unit time. To improve this phenomenon, in an embodiment where the exhaust port 70 has an inner conduit 72, maintenance can be quickly performed on the boiler device 10 by replacing the inner conduit 72 of the exhaust port 70 to allow gas flow through the exhaust port 70 per unit time. Restore the established value. Alternatively, in the embodiment in which the outer duct 71 of the exhaust port 70 can be removed from the machining chamber 30, the outer duct 71 of the exhaust port 70 can be replaced to quickly perform maintenance on the boiler device 10 to pass the exhaust unit per unit time. The gas flow rate of 70 is restored to the established value.

如此一來,加工腔30進行維護的週期可以延長,也能確保半導體晶圓W以及加工腔30不受到汙染。由於維護加工腔30的作業時間遠大於維護排氣埠70的作業時間,即便對排氣埠70經常性進行維護,也能大幅延長鍋爐設備10的運作時數,進而增加生產產能。在一實施例中,鍋爐設備10相較於自上方供應淨化氣體的鍋爐設備提昇約40%的生產效能。 As a result, the cycle of maintenance of the processing chamber 30 can be extended, and the semiconductor wafer W and the processing chamber 30 can be ensured to be free from contamination. Since the working time of the maintenance processing chamber 30 is much longer than the operation time for maintaining the exhaust port 70, even if the exhaust port 70 is frequently maintained, the number of operating hours of the boiler device 10 can be greatly extended, thereby increasing the production capacity. In one embodiment, the boiler plant 10 is about 40% more productive than the boiler plant that supplies the purge gas from above.

第7圖顯示本發明部分實施例中通過半導體晶圓的淨化氣體的流速與半導體晶圓所在槽狀結構的位置的關係圖。在部分實施例中,淨化氣體以較高的流速通過設置於晶舟 50中間位置的半導體晶圓W,並且淨化氣體以較低的流速通過設置鄰近晶舟50兩端(鄰近頂板52與底板53)的半導體晶圓W。淨化氣體通過半導體晶圓W流速可介於約0.01mm/s至約0.03mm/s之間。第8圖顯示本發明部分實施例中通過一半導體晶圓的淨化氣體的濃度變化。在部分實施例中,在半導體晶圓W最靠近噴氣孔64的邊緣與距離噴氣孔64約半導體晶圓W三分之二寬度的區域內,淨化氣體具有相當一致的濃度。而在距離噴氣孔64約半導體晶圓W三分之二寬度至半導體晶圓W最遠離噴氣孔64的邊緣的區域內,淨化氣體的濃度微幅增加。 Figure 7 is a graph showing the relationship between the flow rate of the purge gas through the semiconductor wafer and the position of the trench structure in which the semiconductor wafer is located in some embodiments of the present invention. In some embodiments, the purge gas is passed through the boat at a higher flow rate. The semiconductor wafer W in the intermediate position is 50, and the purge gas passes through the semiconductor wafer W adjacent to both ends of the wafer boat 50 (adjacent to the top plate 52 and the bottom plate 53) at a lower flow rate. The flow rate of purge gas through the semiconductor wafer W can be between about 0.01 mm/s and about 0.03 mm/s. Figure 8 shows the concentration change of the purge gas through a semiconductor wafer in some embodiments of the present invention. In some embodiments, the purge gas has a fairly uniform concentration in the region of the semiconductor wafer W closest to the edge of the gas injection hole 64 and about two-thirds the width of the semiconductor wafer W from the gas injection hole 64. The concentration of the purge gas is slightly increased in a region from the gas jet hole 64 about two-thirds of the width of the semiconductor wafer W to the edge of the semiconductor wafer W farthest from the gas injection hole 64.

本發明多個實施例中的半導體晶圓加工系統以側邊吹出的淨化氣體排除半導體晶圓上不利產品良率的反應氣體。由於大部分反應氣體可以快速自半導體晶圓上排除,故可避免半導體晶圓污染的情況發生。另外,在半導體晶圓在加工腔內進行加工時,淨化氣體及其他污染粒子可以藉由優化後的氣體排除機制快速地自加工腔移除,因此加工腔受到污染的現象也可獲得改善。於是,半導體晶圓加工系統的保養次數可以減少,進而增加產出能力。 The semiconductor wafer processing system in various embodiments of the present invention excludes reactive gases on the semiconductor wafer from unfavorable product yields by purge gases blown from the sides. Since most of the reactive gases can be quickly removed from the semiconductor wafer, contamination of the semiconductor wafer can be avoided. In addition, when the semiconductor wafer is processed in the processing chamber, the purge gas and other contaminated particles can be quickly removed from the processing chamber by the optimized gas removal mechanism, so that the contamination of the processing chamber can also be improved. As a result, the number of maintenance of the semiconductor wafer processing system can be reduced, thereby increasing the output capacity.

本發明實施例提供一種半導體晶圓加工系統。半導體晶圓加工系統包括一加工腔。加工腔沿一長軸延伸。半導體晶圓加工系統更包括絕緣組件。絕緣組件位於加工腔內。半導體晶圓加工系統也包括噴氣管。噴氣管位於加工腔內並沿平行長軸的方向延伸。噴氣管包括一加工區段。複數個噴氣孔形成於加工區段內。另外,半導體晶圓加工系統包括一排氣埠及一晶舟。排氣埠連結加工腔。晶舟設置於絕緣組件上並位於噴 氣管與排氣埠之間。晶舟包括配置用於乘載複數個半導體晶圓的複數個槽狀結構。位於加工區段內的排氣孔對齊槽狀結構設置。 Embodiments of the present invention provide a semiconductor wafer processing system. The semiconductor wafer processing system includes a processing chamber. The processing chamber extends along a long axis. The semiconductor wafer processing system further includes an insulating component. The insulating component is located within the processing chamber. Semiconductor wafer processing systems also include jet tubes. The lance is located within the processing chamber and extends in a direction parallel to the major axis. The jet tube includes a processing section. A plurality of gas injection holes are formed in the processing section. In addition, the semiconductor wafer processing system includes an exhaust gas crucible and a wafer boat. The exhaust port is connected to the processing chamber. The boat is placed on the insulation assembly and is located on the spray Between the trachea and the exhaust enthalpy. The wafer boat includes a plurality of trough structures configured to carry a plurality of semiconductor wafers. The venting holes located in the processing section are aligned with the groove structure.

在上述實施例中,位於加工區段內的等排氣孔的數量相同於槽狀結構的數量,並且每一位於加工區段內的排氣孔皆對齊於槽狀結構之一者設置。 In the above embodiment, the number of equal venting holes located in the processing section is the same as the number of grooved structures, and each of the venting holes located in the processing section is aligned with one of the grooved structures.

在上述實施例中,噴氣管包括一下輔助區段,複數個噴氣孔形成於下輔助區段內,並且絕緣組件包括複數個片狀結構,片狀結構沿平行長軸的方向排列。在垂直長軸方向上,片狀結構位於噴氣管上的投影與下輔助區段內的排氣孔交錯設置。 In the above embodiment, the gas injection tube includes a lower auxiliary section in which a plurality of gas injection holes are formed in the lower auxiliary section, and the insulating member includes a plurality of sheet-like structures arranged in a direction parallel to the major axis. In the direction of the vertical long axis, the projection of the sheet-like structure on the jet tube is staggered with the venting holes in the lower auxiliary section.

在上述實施例中,噴氣管包括一上輔助區段,上輔助區段位於加工區段與下輔助區段之間。複數個噴氣孔形成於上輔助區段內,位於上輔助區段內的噴氣孔間的間距相同於位於下輔助區段內的噴氣孔間的間距。 In the above embodiment, the lance tube includes an upper auxiliary section between the processing section and the lower auxiliary section. A plurality of gas injection holes are formed in the upper auxiliary section, and the spacing between the gas injection holes in the upper auxiliary section is the same as the spacing between the gas injection holes located in the lower auxiliary section.

在上述實施例中,噴氣管包括緊鄰加工區段的一上緩衝區段,且複數個噴氣孔形成於上緩衝區段內。在平行長軸方向上,位於上緩衝區段內的噴氣孔的高度較溝槽結構高。 In the above embodiment, the gas injection tube includes an upper buffer section adjacent to the processing section, and a plurality of gas injection holes are formed in the upper buffer section. In the direction of the parallel long axis, the height of the gas injection holes located in the upper buffer section is higher than that of the groove structure.

在上述實施例中,噴氣管包括緊鄰加工區段的一下緩衝區段,且複數個噴氣孔形成於下緩衝區段內。在平行長軸方向上,位於下緩衝區段內的噴氣孔的高度較溝槽結構低。 In the above embodiment, the gas injection tube includes a lower buffer section adjacent to the processing section, and a plurality of gas injection holes are formed in the lower buffer section. In the direction of the parallel long axis, the height of the gas injection holes located in the lower buffer section is lower than that of the groove structure.

在上述實施例中,排氣埠與噴氣管位於晶舟的相對二側,並且排氣埠與噴氣管相對於長軸間的夾角大約相於180度。 In the above embodiment, the exhaust enthalpy and the lance are located on opposite sides of the boat, and the angle between the exhaust enthalpy and the lance tube with respect to the long axis is approximately 180 degrees.

在上述實施例中,排氣埠包括一外管道以及內管道。外管道連結管體的一側壁。內管道套設於外管道內部。 In the above embodiment, the exhaust port includes an outer pipe and an inner pipe. The outer pipe joins a side wall of the pipe body. The inner pipe is sleeved inside the outer pipe.

在上述實施例中,半導體晶圓晶圓加工系統更包括一自動壓力控制器(automatically pressure controller,APC)連結排氣埠,其中在自動壓力控制器的上游與自動壓力控制器的下游的壓力差介於約96000Pa至約100000Pa之間。 In the above embodiment, the semiconductor wafer wafer processing system further includes an automatic pressure controller (APC) coupled to the exhaust manifold, wherein a pressure difference upstream of the automatic pressure controller and downstream of the automatic pressure controller It is between about 96000Pa and about 100000Pa.

本發明實施例提供一種加工半導體晶圓的方法。上述方法包括放置複數個半導體晶圓至一鍋爐設備內。上述方法更包括在一製程壓力下加熱半導體晶圓。製程壓力介於約96000Pa至約100000Pa之間。上述方法也包括通過一噴氣管相對半導體晶圓供應一淨化氣體。噴氣管包括一加工區段,且複數個噴氣孔形成於加工區段內。噴氣孔朝相鄰二個半導體晶圓之間的每一個間隙供應淨化氣體。 Embodiments of the present invention provide a method of processing a semiconductor wafer. The above method includes placing a plurality of semiconductor wafers into a boiler apparatus. The above method further includes heating the semiconductor wafer under a process pressure. The process pressure is between about 96000 Pa and about 100,000 Pa. The above method also includes supplying a purge gas to the semiconductor wafer through a jet tube. The gas injection tube includes a processing section and a plurality of gas injection holes are formed in the processing section. The gas vents supply purge gas to each gap between two adjacent semiconductor wafers.

以上雖然詳細描述了實施例及它們的優勢,但應該理解,在不背離所附申請專利範圍限定的本揭露的精神和範圍的情況下,對本揭露可作出各種變化、替代和修改。此外,本申請的範圍不旨在限制於說明書中所述的製程、機器、製造、物質組成、工具、方法和步驟的特定實施例。作為本領域的普通技術人員將容易地從本揭露中理解,根據本揭露,可以利用現有的或今後將被開發的、執行與在本揭露所述的對應實施例基本相同的功能或實現基本相同的結果的製程、機器、製造、物質組成、工具、方法或步驟。因此,所附申請專利範圍旨在將這些製程、機器、製造、物質組成、工具、方法或步驟包括它們的範圍內。此外,每一個申請專利範圍構成一個單獨的實 施例,且不同申請專利範圍和實施例的組合都在本揭露的範圍內。 The embodiments and their advantages are described in detail above, and it is understood that various changes, substitutions and modifications may be made in the present disclosure without departing from the spirit and scope of the disclosure. Further, the scope of the present application is not intended to be limited to the specific embodiments of the process, the machine, the manufacture, the material composition, the tool, the method and the steps described in the specification. It will be readily apparent to those skilled in the art from this disclosure that, in accordance with the present disclosure, substantially the same functions or implementations as those of the corresponding embodiments described herein may be utilized. The resulting process, machine, manufacturing, material composition, tool, method or procedure. Therefore, the scope of the appended claims is intended to cover such processes, machines, manufacture, compositions of matter, tools, methods or steps. In addition, each patent application scope constitutes a separate reality. The embodiments, and combinations of different patent applications and embodiments, are within the scope of the disclosure.

Claims (10)

一種半導體晶圓加工系統,包括:一加工腔,沿一長軸延伸;一絕緣組件,位於該加工腔內;一噴氣管,位於該加工腔內並沿平行該長軸的方向延伸,其中該噴氣管包括一加工區段,且複數個噴氣孔形成於該加工區段內;一排氣埠,連結該加工腔;以及一晶舟,設置於該絕緣組件上並位於該噴氣管與該排氣埠之間,其中該晶舟包括配置用於乘載複數個半導體晶圓的複數個槽狀結構,並且位於該加工區段內的該等排氣孔對齊該等槽狀結構設置。 A semiconductor wafer processing system comprising: a processing cavity extending along a long axis; an insulating component located within the processing cavity; a jet tube located within the processing cavity and extending in a direction parallel to the major axis, wherein The lance tube includes a processing section, and a plurality of gas vent holes are formed in the processing section; an exhaust enthalpy is coupled to the processing chamber; and a wafer boat is disposed on the insulating component and located in the vent tube and the row Between the gas cylinders, wherein the wafer boat includes a plurality of trough-like structures configured to carry a plurality of semiconductor wafers, and the venting holes located in the processing section are aligned with the trough-like structures. 如申請專利範圍第1項所述的半導體晶圓加工系統,其中位於該加工區段內的該等排氣孔的數量相同於該等槽狀結構的數量,並且每一位於該加工區段內的該等排氣孔皆對齊於該等槽狀結構之一者設置。 The semiconductor wafer processing system of claim 1, wherein the number of the vent holes in the processing section is the same as the number of the groove structures, and each is located in the processing section. The venting holes are all aligned with one of the slotted structures. 如申請專利範圍第1項所述的半導體晶圓加工系統,其中該噴氣管包括一下輔助區段,複數個噴氣孔形成於該下輔助區段內,並且該絕緣組件包括複數個片狀結構,該等片狀結構沿平行該長軸的方向排列;其中,在垂直該長軸方向上,該等片狀結構位於該噴氣管上的投影與該下輔助區段內的該等排氣孔交錯設置。 The semiconductor wafer processing system of claim 1, wherein the gas injection tube comprises a lower auxiliary section, a plurality of gas injection holes are formed in the lower auxiliary section, and the insulating component comprises a plurality of sheet structures, The sheet structures are arranged in a direction parallel to the major axis; wherein, in the direction perpendicular to the major axis, the projection of the sheet structures on the jet tube is interleaved with the vent holes in the lower auxiliary section Settings. 如申請專利範圍第3項所述的半導體晶圓加工系統,其中該噴氣管包括一上輔助區段,該上輔助區段位於該加工區段 與該下輔助區段之間;其中,複數個噴氣孔形成於該上輔助區段內,位於該上輔助區段內的該等噴氣孔間的間距相同於位於該下輔助區段內的該等噴氣孔間的間距。 The semiconductor wafer processing system of claim 3, wherein the gas injection tube comprises an upper auxiliary section, the upper auxiliary section being located in the processing section Between the lower auxiliary section and the lower auxiliary section; wherein a plurality of gas injection holes are formed in the upper auxiliary section, and a spacing between the gas injection holes in the upper auxiliary section is the same as that in the lower auxiliary section The spacing between the jet holes. 如申請專利範圍第1項所述的半導體晶圓加工系統,其中該噴氣管包括緊鄰該加工區段的一上緩衝區段,且複數個噴氣孔形成於該上緩衝區段內;其中,在平行該長軸方向上,位於該上緩衝區段內的該等噴氣孔的高度高於該等溝槽結構。 The semiconductor wafer processing system of claim 1, wherein the gas jet tube comprises an upper buffer section adjacent to the processing section, and a plurality of gas injection holes are formed in the upper buffer section; wherein Parallel to the major axis, the height of the gas jets located in the upper buffer section is higher than the trench structures. 如申請專利範圍第1項所述的半導體晶圓加工系統,其中該噴氣管包括緊鄰該加工區段的一下緩衝區段,且複數個噴氣孔形成於該下緩衝區段內;其中,在平行該長軸方向上,位於該下緩衝區段內的該等噴氣孔的高度低於該等溝槽結構。 The semiconductor wafer processing system of claim 1, wherein the gas jet tube comprises a lower buffer section adjacent to the processing section, and a plurality of gas injection holes are formed in the lower buffer section; wherein, in parallel In the direction of the major axis, the height of the gas jet holes in the lower buffer section is lower than the groove structure. 如申請專利範圍第1項所述的半導體晶圓加工系統,其中該排氣埠與該噴氣管位於該晶舟的相對二側,並且該排氣埠與該噴氣管相對於該長軸間的夾角大約相等於180度。 The semiconductor wafer processing system of claim 1, wherein the exhaust enthalpy and the lance are located on opposite sides of the boat, and the exhaust enthalpy and the lance are opposed to the long axis The angle is approximately equal to 180 degrees. 如申請專利範圍第1項所述的半導體晶圓加工系統,其中該排氣埠包括:一外管道,連結該加工腔的一側壁;以及一內管道,套設於該外管道內部。 The semiconductor wafer processing system of claim 1, wherein the exhaust gas enthalpy comprises: an outer tube connecting a side wall of the processing chamber; and an inner tube sleeved inside the outer tube. 如申請專利範圍第1項所述的半導體晶圓加工系統,更包括一自動壓力控制器(automatically pressure controller,APC)連結該排氣埠,其中在該自動壓力控制器的上游與該自動 壓力控制器的下游的壓力差介於約96000Pa至約100000Pa之間。 The semiconductor wafer processing system of claim 1, further comprising an automatic pressure controller (APC) coupled to the exhaust manifold, wherein the automatic pressure controller is upstream of the automatic pressure controller The pressure differential downstream of the pressure controller is between about 96000 Pa and about 100,000 Pa. 一種加工半導體晶圓的方法,包括:放置複數個半導體晶圓至一鍋爐設備內;在一製程壓力下加熱該等半導體晶圓,該製程壓力介於約96000Pa至約100000Pa之間;以及通過一噴氣管相對該等半導體晶圓供應一淨化氣體;其中,該噴氣管包括一加工區段,且複數個噴氣孔形成於該加工區段內,該等噴氣孔朝相鄰二個該等半導體晶圓之間的每一個間隙供應該淨化氣體。 A method of processing a semiconductor wafer, comprising: placing a plurality of semiconductor wafers into a boiler apparatus; heating the semiconductor wafers under a process pressure, the process pressure being between about 96000 Pa and about 100,000 Pa; The ejector tube supplies a purge gas to the semiconductor wafers; wherein the vent tube includes a processing section, and a plurality of gas vents are formed in the processing section, the gas vents facing the adjacent two of the semiconductor wafers The purge gas is supplied for each gap therebetween.
TW106140528A 2017-11-22 2017-11-22 Semiconductor wafer processing system and method for processing semiconductor wafer TWI655313B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW106140528A TWI655313B (en) 2017-11-22 2017-11-22 Semiconductor wafer processing system and method for processing semiconductor wafer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW106140528A TWI655313B (en) 2017-11-22 2017-11-22 Semiconductor wafer processing system and method for processing semiconductor wafer

Publications (2)

Publication Number Publication Date
TWI655313B TWI655313B (en) 2019-04-01
TW201925520A true TW201925520A (en) 2019-07-01

Family

ID=66995838

Family Applications (1)

Application Number Title Priority Date Filing Date
TW106140528A TWI655313B (en) 2017-11-22 2017-11-22 Semiconductor wafer processing system and method for processing semiconductor wafer

Country Status (1)

Country Link
TW (1) TWI655313B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI760024B (en) * 2020-12-23 2022-04-01 台灣積體電路製造股份有限公司 Apparatus for processing a wafer and method for processing a wafer

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN202786503U (en) * 2012-07-31 2013-03-13 山东伟基炭科技有限公司 Gas path distribution device of poly-crystal ingot furnace
KR101390474B1 (en) * 2013-04-08 2014-05-07 주식회사 유진테크 Apparatus for processing substrate

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI760024B (en) * 2020-12-23 2022-04-01 台灣積體電路製造股份有限公司 Apparatus for processing a wafer and method for processing a wafer

Also Published As

Publication number Publication date
TWI655313B (en) 2019-04-01

Similar Documents

Publication Publication Date Title
TWI732317B (en) Substrate processing method
US11075127B2 (en) Suppressing interfacial reactions by varying the wafer temperature throughout deposition
KR101456894B1 (en) Apparatus for radial delivery of gas to a chamber and methods of use thereof
TWI802439B (en) Single wafer processing environments with spatial separation
TWI594351B (en) Semiconductor substrate processing system
KR101938386B1 (en) Apparatus for deposition of materials on a substrate
KR101805256B1 (en) Substrate processing apparatus and substrate processing method
US20070266946A1 (en) Semiconductor device manufacturing apparatus and method of using the same
KR101893360B1 (en) Substrate processing apparatus, method of manufacturing semiconductor device and non-transitory computer-readable recording medium
US20080283086A1 (en) Substrate processing apparatus and cleaning method therefor
JP2013033965A (en) Substrate processing apparatus, substrate processing facility, and substrate processing method
TWI473191B (en) Substrate processing apparatus, method of manufacturing a semiconductor device and substrate processing method
CN109817545B (en) Semiconductor wafer processing system and method for processing semiconductor wafer
US20180211820A1 (en) Method and apparatus for semiconductor processing chamber isolation for reduced particles and improved uniformity
TWI655313B (en) Semiconductor wafer processing system and method for processing semiconductor wafer
CN109023310B (en) Method and apparatus for semiconductor processing chamber isolation for reduced particle and improved uniformity
TWI483300B (en) Substrate processing device
KR20230088467A (en) Thermal Uniform Deposition Station
US20180258531A1 (en) Diffuser design for flowable cvd
KR102630443B1 (en) Spatial wafer processing with improved temperature uniformity
US20230033058A1 (en) Reactor with inductively coupled plasma source
KR102662595B1 (en) Suppressing interfacial reactions by varying wafer temperature throughout deposition
TWI814291B (en) Uniform in situ cleaning and deposition
US20220122819A1 (en) Semiconductor chamber components for back diffusion control
TWI838222B (en) Single wafer processing environments with spatial separation