TW201738959A - Method for pre-aligning wafer before etching wafer by etching a silicon substrate along the crystal orientation to form an alignment slot - Google Patents

Method for pre-aligning wafer before etching wafer by etching a silicon substrate along the crystal orientation to form an alignment slot Download PDF

Info

Publication number
TW201738959A
TW201738959A TW105111801A TW105111801A TW201738959A TW 201738959 A TW201738959 A TW 201738959A TW 105111801 A TW105111801 A TW 105111801A TW 105111801 A TW105111801 A TW 105111801A TW 201738959 A TW201738959 A TW 201738959A
Authority
TW
Taiwan
Prior art keywords
alignment
etching
photoresist
insulating layer
pattern
Prior art date
Application number
TW105111801A
Other languages
Chinese (zh)
Inventor
Po-Yu Peng
Hsi-Che Huang
chao-wei Tang
Original Assignee
Phoenix Silicon Int Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Phoenix Silicon Int Corporation filed Critical Phoenix Silicon Int Corporation
Priority to TW105111801A priority Critical patent/TW201738959A/en
Publication of TW201738959A publication Critical patent/TW201738959A/en

Links

Abstract

This invention relates to a method for pre-aligning a wafer before etching the wafer. The method mainly comprises the following steps: etching a silicon substrate along the crystal orientation to form an alignment slot; making a photomask align with the alignment slot in advance in a subsequent process by the alignment slot formed by this invention to ensure that the photomask is precisely aligned with the crystal orientation of the silicon substrate, so that the condition of short circuit, circuit breaking or poor electrical property of a subsequent electronic product is avoided, which is due to incapability of accurately forming a pattern of the photomask on a relative position of the silicon substrate in the subsequent process by errors between a preset crystal lattice size of the silicon substrate and an actual crystal lattice size, because the photomask is not precisely aligned with the silicon substrate in the subsequent process of the silicon substrate.

Description

晶圓蝕刻前之預對準方法Pre-alignment method before wafer etching

本創作係一種晶圓蝕刻前之預對準方法,尤指透過蝕刻步驟沿矽基材晶向蝕刻形成一對準槽,以使光罩與矽基材能更為精確對位之方法。The present invention is a pre-alignment method before wafer etching, in particular, a method of forming an alignment groove along the crystal orientation of the germanium substrate through an etching step, so that the photomask and the germanium substrate can be more accurately aligned.

矽基材製作時,廠商將根據矽基材後續應用產品不同,製造出不同晶態結構排列的矽基材,而晶態結構的排列具有方向性,稱之為晶向,例如,<100>晶向係用於製造金屬氧化物半導體(Metal-Oxide-Semiconductor;MOS)元件以及<111>晶向用於製造雙極性(Bipolar)元件,而為了區別晶向,於晶棒製作後,透過對晶棒磨出與晶向相對應關係之缺口(notch)或平邊(Flat),達到辨別晶向之目的,如,對<100>晶向之矽基材以<110>晶向磨出缺口,隨後,方才將晶棒切片成複數個矽基材。接著,透過矽基材之缺口與光罩之缺口進行對位後,以將光罩之圖形(pattern)成形於矽基材上,接著,將矽基材切割成複數個晶粒,俾形成用於電子產品之組件。When the base material is produced, the manufacturer will manufacture the tantalum substrate with different crystal structure arrangement according to the subsequent application of the tantalum substrate, and the arrangement of the crystal structure has directionality, which is called crystal orientation, for example, <100> The crystal orientation system is used to manufacture a metal-oxide-semiconductor (MOS) device and a <111> crystal orientation for manufacturing a bipolar element, and in order to distinguish the crystal orientation, after the ingot is fabricated, The ingot grinds a notch or a flat edge corresponding to the crystal orientation to achieve the purpose of discriminating the crystal orientation, for example, grinding the gap with a <110> crystal orientation for the <100> crystal orientation. Then, the ingot was sliced into a plurality of tantalum substrates. Then, after the notch of the ruthenium substrate is aligned with the notch of the reticle, the pattern of the reticle is formed on the ruthenium substrate, and then the ruthenium substrate is cut into a plurality of dies, and the ruthenium is formed. A component of an electronic product.

接著,請參考圖1A以及圖1B,於製作矽基材10時,因現有製造晶棒之技術無法精準控制晶向,因此,預設的晶向12與實際的晶向13將存在誤差,而當晶棒製作後,將依據預定的晶向12對晶棒磨出缺口,致使後續製程受到極大的影響。Next, referring to FIG. 1A and FIG. 1B, when the crucible substrate 10 is fabricated, the crystal orientation cannot be precisely controlled due to the existing technique of manufacturing the ingot, and therefore, the predetermined crystal orientation 12 and the actual crystal orientation 13 will have errors, and When the ingot is fabricated, the ingot will be ground in accordance with the predetermined crystal orientation 12, causing the subsequent process to be greatly affected.

詳細而言,當晶棒具有前述之晶向誤差,後續進行切片為矽基材後,將矽基材之缺口11與光罩之缺口對位,以將光罩之圖形成形於矽基材上時,將使圖形無法正確成形於矽基材之相對應的位置,致使矽基材上定義之晶格尺寸與預期的晶格尺寸不同,以致於矽基材良率降低。In detail, when the ingot has the aforementioned crystal orientation error, after the subsequent slicing is the crucible substrate, the notch 11 of the crucible substrate is aligned with the notch of the photomask to form the pattern of the photomask on the crucible substrate. At this time, the pattern will not be properly formed at the corresponding position of the tantalum substrate, so that the lattice size defined on the tantalum substrate is different from the expected lattice size, so that the yield of the tantalum substrate is lowered.

再者,由於電子產品的尺寸日漸趨向更小化,因此,晶格亦需縮小,而若光罩與矽基材未精確對位,進而於晶粒上成形圖形,將致使晶粒上之圖形與光罩設計之圖形不同,而後續應用於電子產品時,將產生短路、斷路或電性不良之情況,以致於電子產品無法正常運作。Furthermore, as the size of electronic products is becoming smaller, the lattice needs to be reduced. If the reticle and the enamel substrate are not precisely aligned, and the pattern is formed on the dies, the pattern on the dies will be caused. Unlike the graphic design of the reticle, when it is applied to electronic products, it will cause short circuit, open circuit or poor electrical condition, so that the electronic product cannot operate normally.

據此,現有技術係以人工方式將光罩(mask)之缺口與矽基材之缺口進行對位,接著,透過黃光經由光罩對矽基材上的光阻進行曝光後,並對矽基材上之光阻進行顯影製程,俾於光阻上顯影該光罩之圖形,進一步,於該光阻上之圖形位置以蝕刻劑對矽基材進行蝕刻,以將光罩之圖形成形於矽基材之相對應位置,隨後,將矽基材分割成複數個晶粒。Accordingly, in the prior art, the gap of the mask is manually aligned with the notch of the crucible substrate, and then the photoresist on the germanium substrate is exposed through the mask through the yellow light, and then the crucible is exposed. The photoresist on the substrate is subjected to a developing process, and the pattern of the mask is developed on the photoresist. Further, the pattern is placed on the photoresist to etch the substrate with an etchant to form a pattern of the mask. The corresponding position of the crucible substrate is followed by dividing the crucible substrate into a plurality of crystal grains.

又或者,更為精準之方式係藉由光學對位之方式,透過感光耦合元件(Charge Coupled Device;CCD)對光罩之圖形進行影像擷取,並計算出光罩上之圖形與光罩之缺口的相對應座標位置,接著,移動置放矽基材之機台,使矽基材之缺口與光罩之缺口對應後,依據光罩之圖形與光罩之缺口的相對應座標位置,於矽基材上成形圖形。Or, in a more precise manner, the image of the reticle is imaged through a photosensitive coupled device (CCD) by means of optical alignment, and the pattern on the reticle and the gap of the reticle are calculated. Corresponding coordinate position, then moving the substrate on which the substrate is placed so that the notch of the base material corresponds to the notch of the mask, according to the corresponding coordinate position of the pattern of the mask and the notch of the mask, A pattern is formed on the substrate.

另外,現有技術亦透過將矽基材劃分為多個檢測區域,而檢測區域具有複數個晶粒,接著,藉由光罩之圖形分別與每個檢測區域進行比對,以量測出該檢測區域與光罩之圖形的偏移量,並分別根據偏移量產生校正公式,而為使校正公式更為精準,透過量測大量矽基材的檢測區域偏移量的均值,產生更為精準的校正公式,改善晶粒與光罩間之偏移量,以使光罩之圖形能精確的定義於矽基材上。In addition, the prior art also divides the germanium substrate into a plurality of detection regions, and the detection region has a plurality of crystal grains, and then, by comparing the patterns of the photomasks with each of the detection regions, the detection is measured. The offset between the area and the pattern of the reticle, and the correction formula is generated according to the offset, respectively. To make the correction formula more accurate, the average value of the detection area offset of a large number of 矽 substrates is measured, resulting in more accurate The correction formula improves the offset between the die and the reticle so that the pattern of the reticle can be precisely defined on the ruthenium substrate.

由上述可知,人工對位以及光學對位皆係以矽基材之缺口為基準點,而校正公式之方式係透過統計出的公式對偏移量進行校正,然而,人工對位以及光學對位之方式,若矽基材之缺口與晶向於製作矽基材過程中,便與預定的晶向存在誤差,而人工對位或光學對位以缺口為依據,進一步,對矽基材進行蝕刻,將致使預定晶格尺寸與實際晶格尺寸存在誤差,造成後續電子產品電性不良,而校正公式之方式則需透過大量的凹槽與光罩間之偏移量計算出較為精準之校正公式,其以統計的方式預估可能發生的偏移量,並無法真正地使每片矽基材皆能與光罩精準對位,亦存在預定晶格尺寸與實際晶格尺寸具有誤差,造成後續電子產品電性不良之問題。It can be seen from the above that the artificial alignment and the optical alignment are based on the gap of the tantalum substrate, and the correction formula is corrected by the statistical formula, however, the artificial alignment and the optical alignment In the way, if the gap between the substrate and the crystal orientation is in the process of fabricating the germanium substrate, there is an error with the predetermined crystal orientation, and the artificial alignment or the optical alignment is based on the gap, and further, the germanium substrate is etched. There will be an error between the predetermined lattice size and the actual lattice size, resulting in poor electrical properties of the subsequent electronic products, and the correction formula requires a relatively accurate correction formula to be calculated by the offset between the large number of grooves and the mask. It estimates the possible offsets in a statistical way, and can't really make each piece of the substrate to be accurately aligned with the mask. There is also an error between the predetermined lattice size and the actual lattice size, resulting in subsequent The problem of poor electrical properties of electronic products.

據此,若藉由矽基材之缺口,使光罩與矽基材進行對位,以於矽基材之相對位置上成形該光罩之圖形,將可能造成光罩與矽基材之晶向未精確對位,而進行後續製程,如此一來,預定晶格尺寸與實際晶格尺寸將存在誤差,致使光罩之圖形無法正確成形於矽基材之相對位置上,而導致後續電子產品發生短路、斷路或電性不良之情況。Accordingly, if the mask is aligned with the crucible substrate by the gap of the crucible substrate, the pattern of the mask is formed at the relative position of the crucible substrate, which may cause the crystal of the mask and the crucible substrate. The subsequent process is performed for the inaccurate alignment, so that there is an error between the predetermined lattice size and the actual lattice size, so that the pattern of the reticle cannot be correctly formed on the relative position of the ruthenium substrate, resulting in subsequent electronic products. A short circuit, open circuit, or poor electrical condition.

由上述可知,若光罩與矽基材未精確對位,將使預定晶格尺寸與實際晶格尺寸存在誤差,致使光罩之圖形無法正確成形於矽基材之相對位置上,而導致後續電子產品發生短路、斷路或電性不良之情況;因此,本創作主要目的在於一種晶圓蝕刻前之預對準方法,以使光罩與矽基材之晶向能精確對位,解決因未精確對位,而導致電子產品發生短路、斷路或電性不良的問題。It can be seen from the above that if the photomask and the crucible substrate are not precisely aligned, there will be an error between the predetermined lattice size and the actual lattice size, so that the pattern of the photomask cannot be correctly formed on the relative position of the crucible substrate, resulting in subsequent The short circuit, open circuit or poor electrical condition of the electronic product; therefore, the main purpose of the creation is a pre-alignment method before wafer etching, so that the crystal orientation of the photomask and the germanium substrate can be accurately aligned, and the problem is solved. Accurate alignment, resulting in short-circuit, open circuit or poor electrical problems in electronic products.

為解決上述之問題,本創作係一種晶圓蝕刻前之預對準方法,包含下列步驟: 提供一矽基材; 對該矽基材進行一蝕刻步驟,使該矽基材沿其晶向形成一對準槽。In order to solve the above problems, the present invention is a pre-alignment method for wafer etching, comprising the steps of: providing a germanium substrate; performing an etching step on the germanium substrate to form the germanium substrate along the crystal orientation thereof An alignment slot.

因本創作係透過蝕刻方式在矽基材產生一沿其晶向形成的對準槽,藉此,利用該對準槽作為後續製程之對位基準,可使光罩能更為精準地與矽基材之晶向對位,減少矽基材之預定晶格尺寸與實際晶格尺寸誤差,矽基材,使光罩與矽基材能精準對位,俾解決電子產品發生短路、斷路或電性不良之問題。Because the creation system creates an alignment groove formed along the crystal orientation of the crucible substrate by etching, thereby using the alignment groove as a reference reference for the subsequent process, the photomask can be more accurately combined with the crucible. The crystal orientation of the substrate is aligned to reduce the error between the predetermined lattice size and the actual lattice size of the ruthenium substrate, and the ruthenium substrate can accurately align the reticle and the ruthenium substrate, and solve the short circuit, open circuit or electricity of the electronic product. Bad sex.

以下配合圖式及本創作之較佳實施例,進一步闡述本創作為達成預定創作目的所採取的技術手段。The technical means adopted by the present invention for achieving the intended purpose of creation are further explained below in conjunction with the drawings and the preferred embodiment of the present invention.

首先,請參考圖2,本創作之晶圓蝕刻前之預對準方法,提供一矽基材(S21),接著,對該矽基材進行一蝕刻步驟,使該矽基材沿其晶向形成一對準槽(S22)。First, referring to FIG. 2, the pre-alignment method before wafer etching of the present invention provides a substrate (S21), and then an etching step is performed on the germanium substrate to cause the germanium substrate along the crystal orientation thereof. An alignment groove is formed (S22).

具體而言,請一併參考圖3A以及圖3B,提供矽基材10,該矽基材10具有一缺口11以及一實際晶向30,透過對該矽基材10進行一蝕刻步驟,使該矽基材10沿其實際晶向30形成對準槽301,較佳實施例,該矽基材10係一矽基材。Specifically, please refer to FIG. 3A and FIG. 3B together to provide a crucible substrate 10 having a notch 11 and an actual crystal orientation 30 through which an etching step is performed on the crucible substrate 10. The tantalum substrate 10 forms an alignment groove 301 along its actual crystal orientation 30. In the preferred embodiment, the tantalum substrate 10 is a tantalum substrate.

接著,請參考圖4,前述之蝕刻步驟包含,提供一鹼性蝕刻劑(S41);接著,以該鹼性蝕刻劑對該矽基材進行一濕蝕刻步驟,以沿該矽基材之實際晶向進行蝕刻(S42)。Next, referring to FIG. 4, the foregoing etching step includes: providing an alkaline etchant (S41); then, performing a wet etching step on the germanium substrate with the alkaline etchant to actually along the germanium substrate The crystal orientation is etched (S42).

另外,請參考圖5,於進行該蝕刻步驟前,進行下列步驟:對該矽基材進行一化學氣相沉積步驟,以於該矽基材上形成一絕緣層(S51);接著,於該絕緣層形成後,對該矽基材進行一黃光步驟,使該絕緣層上形成一對準圖形(S52);隨後,對該絕緣層進行一乾蝕刻步驟,以移除該絕緣層之該對準圖形(S53)。In addition, referring to FIG. 5, before performing the etching step, performing the following steps: performing a chemical vapor deposition step on the germanium substrate to form an insulating layer on the germanium substrate (S51); After the insulating layer is formed, a yellow light step is performed on the germanium substrate to form an alignment pattern on the insulating layer (S52); then, the insulating layer is subjected to a dry etching step to remove the pair of the insulating layer Quasi-graphics (S53).

再者,請參考圖6,上述之黃光步驟包含,於該絕緣層上,塗佈第一光阻,並對該第一光阻進行軟烤(S61);提供一光罩於該第一光阻之上方(S62);根據該光罩之該對準圖形,以一紫外光對該第一光阻進行曝光(S63);於曝光後,對該第一光阻以一顯影劑進行顯影,以於該第一光阻上形成該光罩之該對準圖形(S64)。Furthermore, referring to FIG. 6, the yellow light step includes: applying a first photoresist on the insulating layer, and soft-baking the first photoresist (S61); providing a photomask to the first Above the photoresist (S62); exposing the first photoresist to an ultraviolet light according to the alignment pattern of the mask (S63); after exposing, developing the first photoresist with a developer The alignment pattern of the photomask is formed on the first photoresist (S64).

進一步,請參考圖7,上述之乾蝕刻步驟,包含,以氟化硫氣體與該矽基材之該絕緣層進行反應,以對該絕緣層進行蝕刻(S71);於進行蝕刻後,於進行蝕刻後,以一氟環丁烷氣體,停止氟化硫氣體對該絕緣層進行蝕刻,俾於該絕緣層成形該對準圖形(S72)。Further, referring to FIG. 7, the dry etching step includes: reacting a sulfur fluoride gas with the insulating layer of the germanium substrate to etch the insulating layer (S71); after performing etching, proceeding After the etching, the insulating layer is etched by stopping the sulfur fluoride gas with a monofluorocyclobutane gas, and the alignment pattern is formed by the insulating layer (S72).

更進一步,請參考圖8,於形成該對準槽後,對該矽基材塗佈一第二光阻,並對該第二光阻進行軟烤(S81);接著,將該對準圖形與該矽基材之該對準槽進行對準(S82);於對準後,根據該光罩之一圖形,以一紫外光對該第二光阻進行曝光(S83);於曝光後,對該第二光阻以一顯影劑進行顯影,以於該第二光阻上形成該光罩之該圖形(S84),用以製作第二道蝕刻圖型之絕緣遮罩。Further, referring to FIG. 8, after forming the alignment groove, a second photoresist is coated on the germanium substrate, and the second photoresist is soft baked (S81); then, the alignment pattern is performed. Aligning with the alignment groove of the crucible substrate (S82); after alignment, exposing the second photoresist to an ultraviolet light according to a pattern of the mask (S83); after exposure, The second photoresist is developed by a developer to form the pattern of the mask on the second photoresist (S84) for fabricating an insulating mask of a second etching pattern.

上述之該鹼性蝕刻劑係氫氧化鉀(KOH)、四甲基氫氧化銨(TMOAH)、乙二胺-邻苯二酚(C6H4)或氫氧化納(NaOH)的其中之一,而上述之氟化硫氣體可為六氟化硫氣體,且該氟環丁烷氣體可為八氟環丁烷氣體。The alkaline etchant described above is one of potassium hydroxide (KOH), tetramethylammonium hydroxide (TMOAH), ethylenediamine-catechol (C6H4) or sodium hydroxide (NaOH), and the above The sulfur fluoride gas may be sulfur hexafluoride gas, and the fluorocyclobutane gas may be octafluorocyclobutane gas.

舉例而言,首先,請參考圖9A,提供矽基材10,該矽基材10具有缺口以及<100>晶向,接著,以化學氣相沈積對該矽基材10進行氧化反應,以於該矽基材10上形成絕緣層90。For example, first, referring to FIG. 9A, a crucible substrate 10 having a notch and a <100> crystal orientation is provided, and then the crucible substrate 10 is subjected to oxidation reaction by chemical vapor deposition. An insulating layer 90 is formed on the tantalum substrate 10.

接著,請參考圖9B,於該絕緣層90上塗佈一光阻91,並對該光阻91進行軟烤,以於絕緣層90上形成光阻91。接著,請參考圖9C,提供一光罩92,該光罩92具有一圖形920以及一缺口(未繪示),該光罩92之缺口與該矽基材10之缺口進行初始對位後,透過光罩92之圖形920,以一紫外光93對光阻91進行曝光,於曝光後,對該光阻91以一顯影劑進行顯影,以形成具有光罩92之圖形920的光阻902,Next, referring to FIG. 9B, a photoresist 91 is coated on the insulating layer 90, and the photoresist 91 is soft baked to form a photoresist 91 on the insulating layer 90. Next, referring to FIG. 9C, a mask 92 is provided. The mask 92 has a pattern 920 and a notch (not shown). After the notch of the mask 92 is initially aligned with the gap of the crucible substrate 10, The photoresist 91 is exposed through a pattern 920 of the mask 92 by an ultraviolet light 93. After exposure, the photoresist 91 is developed by a developer to form a photoresist 902 having a pattern 920 of the mask 92.

接著,請參考圖9D,以一氟化硫氣體透過具有光罩92之圖形920的光阻902,與該矽基材之該絕緣層901進行反應,以對該絕緣層901進行蝕刻,於進行蝕刻後,以一氟環丁烷氣體,停止該氟化硫氣體對該圖形之對應位置的該絕緣層90進行蝕刻,以形成具有光罩92之圖形920的絕緣層901,隨後,請參考圖9E,以氫氧化鉀對矽基材10之<100>晶向做主要蝕刻,以形成<100>晶向之對準槽301。Next, referring to FIG. 9D, a sulfur oxide gas is transmitted through the photoresist 902 having the pattern 920 of the mask 92 to react with the insulating layer 901 of the germanium substrate to etch the insulating layer 901. After the etching, the fluorinated sulfur gas is stopped, and the insulating layer 90 corresponding to the pattern is etched to form the insulating layer 901 having the pattern 920 of the mask 92. Subsequently, please refer to the figure. 9E, the <100> crystal orientation of the tantalum substrate 10 is mainly etched with potassium hydroxide to form the alignment groove 301 of the <100> crystal orientation.

於形成對準槽301後,將欲蝕刻成形之凹槽,透過絕緣層、黃光、乾蝕刻製作絕緣層遮罩、鹼蝕刻液蝕刻步驟,蝕刻出正確晶格大小之凹槽,並可將欲於矽基材成形之電路圖形,透過黃光步驟之方式,成形於該矽基材10上,詳細而言,形成對準槽301後,對矽基材塗佈光阻,接著,將具有對準圖形以及電路圖形之光罩,透過對準圖形與對準槽對準後,將電路圖形曝光以及顯影於該矽基材上,俾該矽基材上形成該電路圖形。After the alignment groove 301 is formed, the groove to be etched is formed by an insulating layer, yellow light, dry etching, an insulating layer mask, an alkali etching solution etching step, and a groove having a correct lattice size is etched, and The circuit pattern to be formed on the base material is formed on the base material 10 by a yellow light step. Specifically, after the alignment groove 301 is formed, the base material is coated with a photoresist, and then, After aligning the pattern and the pattern of the circuit pattern, the alignment pattern is aligned with the alignment groove, and the circuit pattern is exposed and developed on the substrate, and the circuit pattern is formed on the substrate.

據此,透過本創作之蝕刻方式在矽基材產生一沿其晶向形成的對準槽,利用該對準槽作為後續製程之對位基準,可使光罩能更為精準地與矽基材之晶向對位,減少矽晶材之預定晶格尺寸與實際晶格尺寸誤差,使光罩與矽基材能精準對位,俾解決電子產品發生短路、斷路或電性不良之問題。Accordingly, through the etching method of the present invention, an alignment groove formed along the crystal orientation is formed on the germanium substrate, and the alignment groove is used as the alignment reference of the subsequent process, so that the photomask can be more accurately combined with the germanium base. The crystal orientation of the material is opposite, reducing the predetermined lattice size of the twin crystal material and the actual lattice size error, so that the photomask and the crucible substrate can be accurately aligned, and the problem of short circuit, open circuit or poor electrical failure of the electronic product is solved.

以上所述僅是本創作的較佳實施例而已,並非對本創作做任何形式上的限制,雖然本創作已以較佳實施例揭露如上,然而並非用以限定本創作,任何所屬技術領域中具有通常知識者,在不脫離本創作技術方案的範圍內,當可利用上述揭示的技術內容作出些許更動或修飾為等同變化的等效實施例,但凡是未脫離本創作技術方案的內容,依據本創作的技術實質對以上實施例所作的任何簡單修改、等同變化與修飾,均仍屬於本創作技術方案的範圍內。The above description is only a preferred embodiment of the present invention, and does not impose any form limitation on the present invention. Although the present invention has been disclosed above in the preferred embodiment, it is not intended to limit the present creation, and has any technical field. A person skilled in the art can make some modifications or modifications to equivalent embodiments by using the above-disclosed technical contents without departing from the technical scope of the present invention. The technical essence of the creation Any simple modification, equivalent change and modification of the above embodiments are still within the scope of the technical solution of the present invention.

10‧‧‧矽基材
11‧‧‧缺口
12‧‧‧預定晶向
13、30‧‧‧實際晶向
301‧‧‧對準槽
90、901‧‧‧絕緣層
91、902‧‧‧光阻
92‧‧‧光罩
920‧‧‧圖形
93‧‧‧紫外光
10‧‧‧矽 substrate
11‧‧‧ gap
12‧‧‧Predetermined crystal orientation
13, 30‧‧‧ actual crystal orientation
301‧‧‧ alignment slot
90, 901‧‧‧ insulation
91, 902‧‧‧ photoresist
92‧‧‧Photomask
920‧‧‧ graphics
93‧‧‧UV light

圖1A係矽基材之預設晶向示意圖。 圖1B係矽基材之實際晶向示意圖。 圖2係本創作流程圖。 圖3A係本創作之對準槽俯視示意圖。 圖3B係本創作之對準槽側視示意圖。 圖4係本創作蝕刻步驟流程圖。 圖5係本創作蝕刻步驟前流程圖。 圖6係本創作乾蝕刻步驟流程圖。 圖7係本創作黃光步驟流程圖。 圖8係本創作對準槽形成後流程圖。 圖9A至圖9E係本創作之方法的結構示意圖。Figure 1A is a schematic view of a predetermined crystal orientation of a tantalum substrate. Figure 1B is a schematic illustration of the actual crystal orientation of the tantalum substrate. Figure 2 is a flow chart of the creation. FIG. 3A is a schematic top view of the alignment groove of the present invention. Figure 3B is a side elevational view of the alignment slot of the present invention. Figure 4 is a flow chart of the etching process of the present author. Figure 5 is a flow chart before the etching step of the present creation. Figure 6 is a flow chart of the dry etching step of the present invention. Figure 7 is a flow chart of the steps of creating a yellow light. Figure 8 is a flow chart after the creation of the alignment groove. 9A to 9E are schematic structural views of the method of the present creation.

Claims (10)

一種晶圓蝕刻前之預對準方法,包含: 提供一矽基材; 對該矽基材進行一蝕刻步驟,使該矽基材沿其晶向形成一對準槽。A method of pre-alignment prior to wafer etching, comprising: providing a germanium substrate; and performing an etching step on the germanium substrate to form an alignment trench along the crystal orientation thereof. 如請求項1所述之晶圓蝕刻前之預對準方法,其中,該蝕刻步驟包含: 提供一鹼性蝕刻劑; 以該鹼性蝕刻劑對該矽基材進行一濕蝕刻步驟,以沿該矽基材之晶向進行蝕刻。The method of pre-alignment of a wafer before etching according to claim 1, wherein the etching step comprises: providing an alkaline etchant; performing a wet etching step on the germanium substrate with the alkaline etchant The crystal orientation of the tantalum substrate is etched. 如請求項1或2所述之晶圓蝕刻前之預對準方法,其中,於進行該蝕刻步驟前,包含: 對該矽基材進行一化學氣相沉積步驟,以於該矽基材上形成一絕緣層; 於該絕緣層形成後,對該矽基材進行一黃光步驟,使該絕緣層上形成一對準圖形; 對該絕緣層進行一乾蝕刻步驟,以移除該絕緣層之該對準圖形。The method of pre-alignment of a wafer before etching according to claim 1 or 2, wherein before performing the etching step, comprising: performing a chemical vapor deposition step on the germanium substrate to the germanium substrate Forming an insulating layer; after the insulating layer is formed, performing a yellowing step on the germanium substrate to form an alignment pattern on the insulating layer; performing a dry etching step on the insulating layer to remove the insulating layer The alignment pattern. 如請求項3所述之晶圓蝕刻前之預對準方法,其中,該黃光步驟包含: 塗佈一第一光阻,並對該第一光阻進行軟烤; 提供一光罩於該第一光阻之上方; 根據該光罩之該對準圖形,以一紫外光對該第一光阻進行曝光; 於曝光後,對該第一光阻以一顯影劑進行顯影,以於該第一光阻上形成該光罩之該對準圖形。The pre-alignment method of the wafer before the etching according to claim 3, wherein the yellowing step comprises: coating a first photoresist and soft-baking the first photoresist; providing a photomask Above the first photoresist; according to the alignment pattern of the mask, exposing the first photoresist with an ultraviolet light; after exposing, developing the first photoresist with a developer to The alignment pattern of the photomask is formed on the first photoresist. 如請求項4所述之晶圓蝕刻前之預對準方法,其中,該乾蝕刻步驟,包含: 以一氟化硫氣體與該矽基材之該絕緣層進行反應,以對該絕緣層進行蝕刻; 於進行蝕刻後,以一氟環丁烷氣體,停止該氟化硫氣體對該絕緣層進行蝕刻,俾於該絕緣層成形該對準圖形。The method of pre-alignment of a wafer before etching according to claim 4, wherein the dry etching step comprises: reacting the insulating layer with the germanium substrate with a sulfur fluoride gas to perform the insulating layer Etching; after etching, the insulating layer is etched by stopping the sulfur fluoride gas with a monofluorocyclobutane gas, and the alignment pattern is formed by the insulating layer. 如請求項5所述之晶圓蝕刻前之預對準方法,其中,於形成該對準槽後,進一步,包含: 對該矽基材塗佈一第二光阻,並對該第二光阻進行軟烤; 將該對準圖形與該矽基材之該對準槽進行對準; 於對準後,根據該光罩之一圖形,以一紫外光對該第二光阻進行曝光; 於曝光後,對該第二光阻以一顯影劑進行顯影,以於該第二光阻上形成該光罩之該圖形。The pre-alignment method of the wafer before the etching according to claim 5, wherein after forming the alignment trench, further comprising: coating a second photoresist on the germanium substrate, and applying the second light to the second light Resisting the soft bake; aligning the alignment pattern with the alignment groove of the crucible substrate; after aligning, exposing the second photoresist to an ultraviolet light according to a pattern of the photomask; After the exposure, the second photoresist is developed with a developer to form the pattern of the mask on the second photoresist. 如請求項5所述之晶圓蝕刻前之預對準方法,其中,該氟化硫氣體可為一六氟化硫氣體,且該氟環丁烷氣體可為一八氟環丁烷氣體。The method of pre-alignment of a wafer before etching according to claim 5, wherein the sulfur fluoride gas is a sulfur hexafluoride gas, and the fluorine-cyclobutane gas may be an octafluorocyclobutane gas. 如請求項6所述之晶圓蝕刻前之預對準方法,其中,該氟化硫氣體可為一六氟化硫氣體,且該氟環丁烷氣體可為一八氟環丁烷氣體。The method of pre-alignment of a wafer before etching according to claim 6, wherein the sulfur fluoride gas is a sulfur hexafluoride gas, and the fluorine-cyclobutane gas may be an octafluorocyclobutane gas. 如請求項7所述之晶圓蝕刻前之預對準方法,其中,該鹼性蝕刻劑係氫氧化鉀、四甲基氫氧化銨、乙二胺-邻苯二酚或氫氧化納。The method of pre-alignment of a wafer before etching according to claim 7, wherein the alkaline etchant is potassium hydroxide, tetramethylammonium hydroxide, ethylenediamine-catechol or sodium hydroxide. 如請求項8所述之晶圓蝕刻前之預對準方法,其中,該鹼性蝕刻劑係氫氧化鉀、四甲基氫氧化銨、乙二胺-邻苯二酚或氫氧化納。The method of pre-alignment of a wafer before etching according to claim 8, wherein the alkaline etchant is potassium hydroxide, tetramethylammonium hydroxide, ethylenediamine-catechol or sodium hydroxide.
TW105111801A 2016-04-15 2016-04-15 Method for pre-aligning wafer before etching wafer by etching a silicon substrate along the crystal orientation to form an alignment slot TW201738959A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW105111801A TW201738959A (en) 2016-04-15 2016-04-15 Method for pre-aligning wafer before etching wafer by etching a silicon substrate along the crystal orientation to form an alignment slot

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW105111801A TW201738959A (en) 2016-04-15 2016-04-15 Method for pre-aligning wafer before etching wafer by etching a silicon substrate along the crystal orientation to form an alignment slot

Publications (1)

Publication Number Publication Date
TW201738959A true TW201738959A (en) 2017-11-01

Family

ID=61022508

Family Applications (1)

Application Number Title Priority Date Filing Date
TW105111801A TW201738959A (en) 2016-04-15 2016-04-15 Method for pre-aligning wafer before etching wafer by etching a silicon substrate along the crystal orientation to form an alignment slot

Country Status (1)

Country Link
TW (1) TW201738959A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114185248A (en) * 2020-09-14 2022-03-15 刘大有 Wafer offset correction method for maskless exposure machine

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114185248A (en) * 2020-09-14 2022-03-15 刘大有 Wafer offset correction method for maskless exposure machine

Similar Documents

Publication Publication Date Title
TWI517211B (en) Methods of forming a substrate pattern and methods of calibrating an exposing tool
US20080248600A1 (en) Method and device for wafer backside alignment overlay accuracy
JP2004134574A (en) Manufacturing method of semiconductor device
JP2009111329A (en) Fine patterning method for semiconductor element
WO2014127568A1 (en) Multi-film layer substrate and preparation method thereof, and display device
KR100777927B1 (en) Method for forming fine patten of semiconductor device
US8048764B2 (en) Dual etch method of defining active area in semiconductor device
JP2009239030A (en) Method of manufacturing semiconductor device
TW201738959A (en) Method for pre-aligning wafer before etching wafer by etching a silicon substrate along the crystal orientation to form an alignment slot
JP2013172124A (en) Soi wafer and manufacturing method of the same
US7595258B2 (en) Overlay vernier of semiconductor device and method of manufacturing the same
KR20110060724A (en) Method for forming contact hole pattern
CN109065465B (en) Method for measuring height stability of shallow trench isolation step
KR101033354B1 (en) Method for Forming Fine Patten of Semiconductor Device
CN105374671A (en) Photoetching method of T-shaped gate structure
US20130252428A1 (en) Photo-etching and Exposing System
JP2006229132A (en) Resist pattern forming method
CN104952782A (en) Formation method of semiconductor device
KR100639027B1 (en) Method for photomask processing
US8795540B2 (en) Selective bias compensation for patterning steps in CMOS processes
KR20110079110A (en) Optical proximity correction method
JP4788258B2 (en) Charged particle transfer mask, manufacturing method thereof, and transfer method using charged particle transfer mask
JP2002221782A (en) Photomask, manufacturing method of photomask and manufacturing method of semiconductor device
TWI634070B (en) Method of producing an accurate alignment pattern on a wafer
KR20090057696A (en) Semiconductor device and method for forming key in the same