TW201613275A - High resolution timing device and radar detection system having the same - Google Patents

High resolution timing device and radar detection system having the same

Info

Publication number
TW201613275A
TW201613275A TW103132291A TW103132291A TW201613275A TW 201613275 A TW201613275 A TW 201613275A TW 103132291 A TW103132291 A TW 103132291A TW 103132291 A TW103132291 A TW 103132291A TW 201613275 A TW201613275 A TW 201613275A
Authority
TW
Taiwan
Prior art keywords
clock signal
frequency output
generate
output clock
high resolution
Prior art date
Application number
TW103132291A
Other languages
Chinese (zh)
Other versions
TWI533616B (en
Inventor
Ta-Shun Chu
Ta-Chun Pu
Chun-Yih Wu
Original Assignee
Htc Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Htc Corp filed Critical Htc Corp
Priority to TW103132291A priority Critical patent/TWI533616B/en
Publication of TW201613275A publication Critical patent/TW201613275A/en
Application granted granted Critical
Publication of TWI533616B publication Critical patent/TWI533616B/en

Links

Landscapes

  • Radar Systems Or Details Thereof (AREA)

Abstract

A high resolution timing device is provided. The high resolution timing device includes a first and a second timing shift circuits. The first timing shift circuit receives an input clock signal to generate a first multiple frequency output clock signal, divide the first multiple frequency output clock signal to generate a first original frequency output clock signal and perform clock shifting thereon according to the first multiple frequency output clock signal to generate a plurality of first clock-shifting signals. The second timing shift circuit receives one of the first clock-shifting signals to generate a second multiple frequency output clock signal, divide the second multiple frequency output clock signal to generate a second original frequency output clock signal and perform clock shifting thereon according to the second multiple frequency output clock signal to generate a plurality of second clock-shifting signals.
TW103132291A 2014-09-18 2014-09-18 High resolution timing device and radar detection system having the same TWI533616B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW103132291A TWI533616B (en) 2014-09-18 2014-09-18 High resolution timing device and radar detection system having the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW103132291A TWI533616B (en) 2014-09-18 2014-09-18 High resolution timing device and radar detection system having the same

Publications (2)

Publication Number Publication Date
TW201613275A true TW201613275A (en) 2016-04-01
TWI533616B TWI533616B (en) 2016-05-11

Family

ID=56360991

Family Applications (1)

Application Number Title Priority Date Filing Date
TW103132291A TWI533616B (en) 2014-09-18 2014-09-18 High resolution timing device and radar detection system having the same

Country Status (1)

Country Link
TW (1) TWI533616B (en)

Also Published As

Publication number Publication date
TWI533616B (en) 2016-05-11

Similar Documents

Publication Publication Date Title
NZ735955A (en) Systems for selecting a time reference
GB2560850A (en) Latching device and method
MX349250B (en) Wireless transmission synchronization using a power line signal.
WO2015160631A3 (en) Frequency multiplexer
WO2015178992A3 (en) Processing signals in a quantum computing system
MX2015017316A (en) Method and apparatus for performing analog-to-digital conversion on multiple input signals.
MX2018001037A (en) Extracting carrier signals from modulated signals.
MX367251B (en) Aligning measurement gaps and discovery signals.
MX2018003675A (en) Integrated radio-frequency circuit, radar sensor and operating method.
WO2012117291A3 (en) Fully digital chaotic differential equation-based systems and methods
MX2016009800A (en) Decimation strategies for input event processing.
EA201791063A1 (en) SCAN CONTROL SCHEME
GB201112634D0 (en) Spreading a clock signal
TW201614665A (en) Display panel and bi-directional shift register circuit
PH12017502159A1 (en) Frequency divider, phase-locked loop, transceiver, radio station and method of frequency dividing
WO2017001603A3 (en) Device for generating a plurality of clock signals or high-frequency signals
WO2016205630A3 (en) Frequency multipliers
WO2014140912A3 (en) Apparatus for inserting delay, nuclear medicine imaging apparatus, method for inserting delay, and method of calibration
WO2016167933A3 (en) Control circuits for generating output enable signals, and related systems and methods
TW201643587A (en) Regulator circuit and operation method thereof
EP4049370A4 (en) Digital clock circuit for generating high-ratio frequency multiplication clock signal
RU2014109008A (en) SIMULATOR OF RADAR OBJECTIVES AT PROBING BY PREFERREDLY LONG SIGNALS
TW201613275A (en) High resolution timing device and radar detection system having the same
EP3926830A4 (en) Chip, signal shift circuit and electronic device
JP2016224089A5 (en)