TW201527994A - Data managing system and method for rack server - Google Patents
Data managing system and method for rack server Download PDFInfo
- Publication number
- TW201527994A TW201527994A TW102145122A TW102145122A TW201527994A TW 201527994 A TW201527994 A TW 201527994A TW 102145122 A TW102145122 A TW 102145122A TW 102145122 A TW102145122 A TW 102145122A TW 201527994 A TW201527994 A TW 201527994A
- Authority
- TW
- Taiwan
- Prior art keywords
- data
- module
- request
- motherboard
- cpld
- Prior art date
Links
Landscapes
- Bus Control (AREA)
Abstract
Description
本發明涉及一種資料管理系統及方法,特別是指一種機架式伺服器資料管理系統及方法。The invention relates to a data management system and method, in particular to a rack server data management system and method.
目前開發之一些機架式伺服器既集成了習知刀片式伺服器之密集計算、集中管理之優點,又整合了伺服器配置靈活之特點。由於管理之主機板眾多,習知之manager board利用管理晶片與主機板Pin-to-Pin之管理方式,IO資源之短缺顯然會大幅增加成本。Some of the rack servers developed at present integrate the advantages of intensive computing and centralized management of the conventional blade server, and integrate the features of flexible server configuration. Due to the large number of management boards, the management board of the well-known management board uses the management method of the chip and the motherboard Pin-to-Pin. The shortage of IO resources obviously increases the cost significantly.
除此之外,以往主機板BMC(Baseboard Management Controller, 基板管理控制器)請求系統管理晶片之資料時,總是會出習知些主機板未回應之情況,例如會出現請求頻率高之主機板多次回應,而請求頻率低之主機板出現未回應之情況。In addition, when the BMC (Baseboard Management Controller) of the system board requests the system to manage the data of the chip, it is always known that the motherboard does not respond. For example, a motherboard with a high request frequency will appear. Multiple responses, and the board with low request frequency has not responded.
鑒於以上內容,有必要提供一種能夠有效防止請求資料之主機板產生未回應情況之機架式伺服器資料管理系統及方法。In view of the above, it is necessary to provide a rack server data management system and method capable of effectively preventing a host board requesting data from generating an unresponsive condition.
一種機架式伺服器資料管理系統,用以處理複數主機板之資料請求,所述機架式伺服器資料管理系統包括有CPLD及系統管理晶片,所述CPLD包括有偵測模組、判斷模組及控制模組,所述系統管理晶片包括有管理模組及資料處理模組,所述偵測模組用以偵測是否有所述主機板發送資料請求,所述判斷模組用以於所述偵測模組偵測到資料請求後判斷所述資料請求是否是至少兩個主機板發出所述管理模組中設置有仲裁模組,所述仲裁模組於至少有兩個主機板發出資料請求時啟動,並將資料請求進行優先順序排序,所述管理模組用以按照所述優先順序之順序依次發送資料請求至所述控制模組,所述控制模組用以於接收到每一資料請求後發送一中斷請求至所述資料處理模組,從而讓所述資料處理模組啟動資料傳輸至對應之主機板。A rack server data management system for processing data requests of a plurality of motherboards, the rack server data management system includes a CPLD and a system management chip, and the CPLD includes a detection module and a judgment module. And the control module, the system management chip includes a management module and a data processing module, wherein the detection module is configured to detect whether the motherboard sends a data request, and the determining module is used for After detecting the data request, the detecting module determines whether the data request is sent by at least two motherboards. The management module is provided with an arbitration module, and the arbitration module is sent by at least two motherboards. When the data request is started, and the data request is prioritized, the management module is configured to sequentially send the data request to the control module in the order of the priority order, and the control module is configured to receive each After the data request, an interrupt request is sent to the data processing module, so that the data processing module starts data transmission to the corresponding motherboard.
一種機架式伺服器資料管理方法,用以處理複數主機板之資料請求,包括以下步驟:A rack server data management method for processing data requests of a plurality of motherboards includes the following steps:
一CPLD之偵測模組偵測是否有主機板發送資料請求;A detection module of the CPLD detects whether a motherboard sends a data request;
所述CPLD之一判斷模組於所述偵測模組偵測到資料請求後判斷所述資料請求是否是至少兩個主機板發出之;The determining module of the CPLD determines whether the data request is sent by at least two motherboards after the detecting module detects the data request;
所述CPLD之一仲裁模組於至少有兩個主機板發出資料請求時啟動,並將資料請求進行優先順序排序;One of the CPLD arbitration modules is started when at least two motherboards issue a data request, and the data requests are prioritized;
一系統管理晶片之管理模組按照所述優先順序之順序依次發送資料請求至所述CPLD之一控制模組;a management module of the system management chip sequentially sends a data request to one of the CPLD control modules in the order of the priority order;
所述控制模組發送一中斷請求至所述系統管理晶片之一資料處理模組;及The control module sends an interrupt request to a data processing module of the system management chip; and
所述資料處理模組啟動資料傳輸至對應之主機板。The data processing module starts data transmission to the corresponding motherboard.
相較於習知技術,於上述機架式伺服器資料管理系統及方法中,系統管理晶片之管理模組中之仲裁模組於至少有兩個主機板發出資料請求時啟動,並將資料請求進行優先順序排序;所述管理模組按照所述優先順序之順序依次發送資料請求至所述CPLD之控制模組,以此來啟動資料傳輸。每個主機板發送之資料請求均會被處理,不會出現請求資料之主機板產生未回應之情況。Compared with the prior art, in the above rack server data management system and method, the arbitration module in the management module of the system management chip is started when at least two motherboards issue a data request, and the data request is made. Performing priority ordering; the management module sequentially sends a data request to the control module of the CPLD in the order of the priority order, thereby starting data transmission. The data request sent by each motherboard will be processed, and there will be no unsuccessful response from the motherboard requesting the data.
圖1是本發明機架式伺服器資料管理系統之一較佳實施例之連接框圖。BRIEF DESCRIPTION OF THE DRAWINGS Figure 1 is a block diagram showing the connection of a preferred embodiment of the rack server data management system of the present invention.
圖2是本發明機架式伺服器資料管理方法之一較佳實施例之一流程圖。2 is a flow chart of a preferred embodiment of a rack server data management method of the present invention.
請參閱圖1,於本發明之一較佳實施方式中,一種機架式伺服器資料管理系統用以處理複數主機板100之資料請求。每一主機板包括有一BMC 101。所述機架式伺服器資料管理系統包括一CPLD(Complex Programmable Logic Device, 複雜可編程邏輯器件)10及一系統管理晶片20。每一BMC 101藉由一通信匯流排連接所述CPLD 10。Referring to FIG. 1, in a preferred embodiment of the present invention, a rack server data management system is used to process data requests of a plurality of motherboards 100. Each motherboard includes a BMC 101. The rack server data management system includes a CPLD (Complex Programmable Logic Device) 10 and a system management chip 20. Each BMC 101 connects the CPLD 10 by a communication bus.
所述CPLD 10包括一偵測模組11、一判斷模組13及一控制模組15。The CPLD 10 includes a detection module 11 , a determination module 13 and a control module 15 .
所述系統管理晶片20包括一管理模組21及一資料處理模組23。The system management chip 20 includes a management module 21 and a data processing module 23.
所述偵測模組11用以偵測是否有所述BMC 101發送資料請求。每一資料請求具有一請求頻率。The detecting module 11 is configured to detect whether the BMC 101 sends a data request. Each data request has a request frequency.
所述判斷模組13用以判斷所述資料請求是否是多個BMC 101發出。如果是,啟動所述管理模組21中之仲裁模組。如果不是,則說明只有一個BMC 101發出資料請求,那麼所述資料請求則直接被發送至所述控制模組15。The determining module 13 is configured to determine whether the data request is sent by multiple BMCs 101. If so, the arbitration module in the management module 21 is activated. If not, it means that only one BMC 101 issues a data request, and the data request is directly sent to the control module 15.
所述管理模組21中之仲裁模組於所述多個BMC 101發出資料請求時啟動。所述仲裁模組是將所述多個BMC 101發出之資料請求進行優先順序排序。請求頻率高之BMC 101之優先順序低於請求頻率低之BMC 101。所述管理模組21於所述優先順序排序完成後按照優先順序從高到低依次發送資料請求至所述CPLD 10。The arbitration module in the management module 21 is started when the plurality of BMCs 101 issue a data request. The arbitration module prioritizes the data requests sent by the plurality of BMCs 101. The BMC 101 with a high request frequency has a lower priority than the BMC 101 with a low request frequency. The management module 21 sequentially sends the data request to the CPLD 10 in order of priority from the highest priority after the priority ordering is completed.
所述控制模組15用以於接收到所述資料請求後編碼與發出資料請求之BMC 101對應之主機板資訊,同時發送一中斷請求至所述系統管理晶片20之資料處理模組23。The control module 15 is configured to encode the motherboard information corresponding to the BMC 101 that sends the data request after receiving the data request, and simultaneously send an interrupt request to the data processing module 23 of the system management chip 20.
所述資料處理模組23回應所述中斷請求,並解碼所述主機板資訊,再根據所述解碼後之主機板資訊選擇對應之通信匯流排,啟動資料傳輸。The data processing module 23 responds to the interrupt request, and decodes the information of the motherboard, and then selects a corresponding communication bus according to the decoded information of the motherboard to start data transmission.
所述BMC 101用以於接收到資料之後向所述CPLD 10發送一結束訊號。The BMC 101 is configured to send an end signal to the CPLD 10 after receiving the data.
所述判斷模組13還用以判斷是否接收到發出資料請求之所有BMC 101之結束訊號。如果是,則資料傳輸結束;如果不是,所述資料處理模組23繼續資料傳輸直到所述CPLD接收到發出資料請求之所有BMC 101之結束訊號。The determining module 13 is further configured to determine whether the end signal of all the BMCs 101 that have sent the data request is received. If so, the data transfer ends; if not, the data processing module 23 continues the data transfer until the CPLD receives the end signal of all BMCs 101 that issued the data request.
請參閱圖2,一種機架式伺服器資料管理方法,用以回應複數主機板100之資料請求。所述機架式伺服器資料管理方法包括以下步驟:Referring to FIG. 2, a rack server data management method is provided for responding to data requests of a plurality of motherboards 100. The rack server data management method includes the following steps:
S10:所述偵測模組11偵測是否有所述BMC 101發送資料請求;S10: The detecting module 11 detects whether the BMC 101 sends a data request.
S20:所述判斷模組13判斷所述資料請求是否是多個BMC 101發出。如果是,啟動步驟S30;如果不是,啟動步驟S50。S20: The determining module 13 determines whether the data request is sent by multiple BMCs 101. If so, step S30 is initiated; if not, step S50 is initiated.
S30:所述管理模組21中之仲裁模組啟動,所述仲裁模組將所述多個BMC 101發出之資料請求進行優先順序排序。所述仲裁模組按照請求頻率之高低進行優先順序排序。S30: The arbitration module in the management module 21 is started, and the arbitration module prioritizes the data requests sent by the multiple BMCs 101. The arbitration module performs priority ordering according to the frequency of the request.
S40:所述管理模組21按照優先順序之順序依次發送資料請求至所述控制模組15。所述管理模組21按照優先順序從高到低之順序依次發送資料請求至所述控制模組15。回應次數多之BMC 101即請求頻率高之BMC 101之優先順序低於請求頻率低之BMC 101。S40: The management module 21 sequentially sends data requests to the control module 15 in the order of priority. The management module 21 sequentially sends data requests to the control module 15 in descending order of priority. The BMC 101, which has a high number of responses, has a higher priority than the BMC 101 with a low request frequency.
S50:所述控制模組15編碼與發出資料請求之BMC 101對應之主機板資訊,同時發送一中斷請求至所述系統管理晶片20之資料處理模組23。S50: The control module 15 encodes the motherboard information corresponding to the BMC 101 that sends the data request, and simultaneously sends an interrupt request to the data processing module 23 of the system management chip 20.
S60:所述資料處理模組23回應所述中斷請求,並解碼所述主機板資訊,再根據所述解碼後之主機板資訊選擇對應之通信匯流排,啟動資料傳輸。S60: The data processing module 23 responds to the interrupt request, and decodes the information of the motherboard, and then selects a corresponding communication bus according to the decoded information of the motherboard, and starts data transmission.
S70:所述BMC 101於接收完資料之後向所述CPLD 10發送一結束訊號。S70: The BMC 101 sends an end signal to the CPLD 10 after receiving the data.
S80:所述判斷模組13判斷是否接收到發出資料請求之所有BMC 101之結束訊號。如果是,則資料傳輸結束;如果不是,則返回步驟S40。S80: The determining module 13 determines whether the end signal of all the BMCs 101 that have sent the data request is received. If so, the data transfer ends; if not, the process returns to step S40.
S90:結束。S90: End.
綜上所述,本發明確已符合發明專利之要件,遂依法提出專利申請。惟,以上所述者僅為本發明之較佳實施方式,自不能以此限制本案之申請專利範圍。舉凡熟悉本案技藝之人士爰依本發明之精神所作之等效修飾或變化,皆應涵蓋於以下申請專利範圍內。In summary, the present invention has indeed met the requirements of the invention patent, and has filed a patent application according to law. However, the above description is only a preferred embodiment of the present invention, and it is not possible to limit the scope of the patent application of the present invention. Equivalent modifications or variations made by persons skilled in the art in light of the spirit of the invention are intended to be included within the scope of the following claims.
100‧‧‧主機板100‧‧‧ motherboard
101‧‧‧BMC101‧‧‧BMC
10‧‧‧CPLD10‧‧‧CPLD
11‧‧‧偵測模組11‧‧‧Detection module
13‧‧‧判斷模組13‧‧‧Judgement module
15‧‧‧控制模組15‧‧‧Control Module
20‧‧‧系統管理晶片20‧‧‧System Management Wafer
21‧‧‧管理模組21‧‧‧Management module
23‧‧‧資料處理模組23‧‧‧ Data Processing Module
無no
100‧‧‧主機板 100‧‧‧ motherboard
101‧‧‧BMC 101‧‧‧BMC
10‧‧‧CPLD 10‧‧‧CPLD
11‧‧‧偵測模組 11‧‧‧Detection module
13‧‧‧判斷模組 13‧‧‧Judgement module
15‧‧‧控制模組 15‧‧‧Control Module
20‧‧‧系統管理晶片 20‧‧‧System Management Wafer
21‧‧‧管理模組 21‧‧‧Management module
23‧‧‧資料處理模組 23‧‧‧ Data Processing Module
Claims (14)
一CPLD之偵測模組偵測是否有主機板發送資料請求;
所述CPLD之一判斷模組於所述偵測模組偵測到資料請求後判斷所述資料請求是否是至少兩個主機板發出之;
所述CPLD之一仲裁模組於至少有兩個主機板發出資料請求時啟動,並將所述資料請求進行優先順序排序;
一系統管理晶片之管理模組按照所述優先順序之順序依次發送資料請求至所述CPLD之一控制模組;
所述控制模組發送一中斷請求至所述系統管理晶片之一資料處理模組;及
所述資料處理模組啟動資料傳輸至對應之主機板。A rack server data management method for processing data requests of a plurality of motherboards includes the following steps:
A detection module of the CPLD detects whether a motherboard sends a data request;
The determining module of the CPLD determines whether the data request is sent by at least two motherboards after the detecting module detects the data request;
One of the CPLD arbitration modules is started when at least two motherboards issue a data request, and the data requests are prioritized;
a management module of the system management chip sequentially sends a data request to one of the CPLD control modules in the order of the priority order;
The control module sends an interrupt request to one of the system management chip data processing modules; and the data processing module initiates data transmission to the corresponding motherboard.
The rack server data management method according to claim 13, wherein the determining module determines, after the CPLD receives the end signal, whether to receive the BMC of all the motherboards that issue the data request. Ending the signal, if yes, the determining module sends a further interrupt signal to the data processing module to stop the data transmission; if not, the data processing module continues data transmission until the CPLD Received the end signal of the BMC of all the boards that sent the data request.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW102145122A TW201527994A (en) | 2013-12-09 | 2013-12-09 | Data managing system and method for rack server |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW102145122A TW201527994A (en) | 2013-12-09 | 2013-12-09 | Data managing system and method for rack server |
Publications (1)
Publication Number | Publication Date |
---|---|
TW201527994A true TW201527994A (en) | 2015-07-16 |
Family
ID=54198263
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW102145122A TW201527994A (en) | 2013-12-09 | 2013-12-09 | Data managing system and method for rack server |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW201527994A (en) |
-
2013
- 2013-12-09 TW TW102145122A patent/TW201527994A/en unknown
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6383839B2 (en) | Method, storage device and system used for remote KVM session | |
US8156253B2 (en) | Computer system, device sharing method, and device sharing program | |
TWI618380B (en) | Management methods, service controller devices and non-stransitory, computer-readable media | |
US9934187B2 (en) | Hot-pluggable computing system | |
US10127170B2 (en) | High density serial over LAN management system | |
US9367510B2 (en) | Backplane controller for handling two SES sidebands using one SMBUS controller and handler controls blinking of LEDs of drives installed on backplane | |
US9026687B1 (en) | Host based enumeration and configuration for computer expansion bus controllers | |
WO2016107270A1 (en) | Device managing method, device and device managing controller | |
TW201140304A (en) | Reliable setting of voltage and frequency in a microprocessor | |
US8954619B1 (en) | Memory module communication control | |
US10691562B2 (en) | Management node failover for high reliability systems | |
TW202026895A (en) | Aggregated in-band interrupt | |
US9319313B2 (en) | System and method of forwarding IPMI message packets based on logical unit number (LUN) | |
TWI604304B (en) | Electronic apparatus and detection method using the same | |
US9507744B2 (en) | Handling two SGPIO channels using single SGPIO decoder on a backplane controller | |
WO2013075501A1 (en) | Method and device for hot-plugging a node | |
US8364871B2 (en) | Providing virtual functions after an input/output adapter is moved from a first location to a second location | |
TW201441832A (en) | System and method of controlling ROM of baseboard management controller | |
US20150186317A1 (en) | Method and apparatus for detecting the initiator/target orientation of a smart bridge | |
WO2014019231A1 (en) | Memory configuration method and memory configuration management server | |
TWI630485B (en) | Extensible host controller and operation method thereof | |
TWI750386B (en) | Bus system | |
TW201527994A (en) | Data managing system and method for rack server | |
CN107818061B (en) | Data bus and management bus for associated peripheral devices | |
JP6604427B1 (en) | Information processing system |