TW201512853A - Virtual media of a server and access method thereof - Google Patents

Virtual media of a server and access method thereof Download PDF

Info

Publication number
TW201512853A
TW201512853A TW102134581A TW102134581A TW201512853A TW 201512853 A TW201512853 A TW 201512853A TW 102134581 A TW102134581 A TW 102134581A TW 102134581 A TW102134581 A TW 102134581A TW 201512853 A TW201512853 A TW 201512853A
Authority
TW
Taiwan
Prior art keywords
signal
network
control unit
unit
coupled
Prior art date
Application number
TW102134581A
Other languages
Chinese (zh)
Other versions
TWI474190B (en
Inventor
Xiao-Bing Zou
Original Assignee
Inventec Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Inventec Corp filed Critical Inventec Corp
Priority to TW102134581A priority Critical patent/TWI474190B/en
Application granted granted Critical
Publication of TWI474190B publication Critical patent/TWI474190B/en
Publication of TW201512853A publication Critical patent/TW201512853A/en

Links

Landscapes

  • Bus Control (AREA)

Abstract

A virtual media disposed in a server comprises a plurality of SOCs (silicon on chip), a control unit, a switch unit and a PLD (Programmable Logic Device). The control unit transforms a serial data signal to an internal network signal. The switch unit couples with the SOCs and the control unit through serial data bus to select one of the SOCs to connect with the control unit. The PLD couples with the control unit and the switch unit to receive a control signal from the control unit. The PLD analyses the control signal to generate a select signal to the switch unit. The switch unit selects one of the SOCs to communicate with the control unit according to the select signal. The control unit transforms a serial data signal from the switch unit to an internal network signal.

Description

伺服器系統之虛擬媒體裝置和其資料存取方法 Virtual media device of server system and data access method thereof

本發明係關於一種存取裝置和其存取方法,且特別是有關於一種應用於一伺服器系統之虛擬媒體裝置和其存取資料之方法。 The present invention relates to an access device and an access method thereof, and more particularly to a virtual media device applied to a server system and a method of accessing the same.

虛擬媒體是一種將例如光碟機、硬碟機等實體或虛擬的客戶端媒體設備連接至伺服器電腦,而使伺服器得以類似存取自身實體媒體的方式來存取客戶端媒體設備的方法。 Virtual media is a method of connecting a physical or virtual client media device such as a CD player or a hard disk drive to a server computer, thereby enabling the server to access the client media device in a manner similar to accessing its own physical media.

對於網路管理員等需要管理大量電腦的人而言,由於伺服器電腦可以如同使用自身實體媒體一般地利用虛擬媒體來進行軟體安裝,甚至是利用虛擬媒體來開機,以完成作業系統或應用程式等軟體的安裝或病毒掃描等工作,因此其便利性可見一斑。 For network administrators and other people who need to manage a large number of computers, because the server computer can use virtual media for software installation, or even use virtual media to boot, to complete the operating system or application. Such as the installation of software or virus scanning, so its convenience can be seen.

因此,如何將此虛擬媒體技術應用在一具有多個中央處理器之伺服器系統中,來達到遠端存取資料之目的即成為追求之目標。 Therefore, how to apply this virtual media technology in a server system with multiple central processors to achieve remote access to data is the pursuit of the goal.

鑑於上述,本發明提供一種應用於伺服器系統中之虛擬媒體裝置和存取資料之方法,藉以提升伺服器遠端存取資料之處理效能。 In view of the above, the present invention provides a virtual media device and a method for accessing data in a server system, thereby improving processing performance of remote access data of the server.

本發明之一態樣係在提供一種虛擬媒體裝置,設置於一伺服器中。虛擬媒體裝置具有複數個系統級晶片、一控制單元、一切換單元以及一可編程模組。控制單元用以將序列信號轉換為內部網路信號。切換單元分別通過序列匯流排耦接於複數個系統級晶片與控制單元之間,用於選擇複數個系統級晶片其中之一與該控制單元連接。可編程模組,分別耦接控制單元與切換單元,用於接收控制單元發出的一控制訊號並進行解析以產生一選擇訊號,並將選擇訊號傳送至切換單元。其中,切換單元根據選擇訊號選擇該複數個系統級晶片其中之一與控制單元連接並通訊,其中控制單元將來自切換單元的序列信號轉換為內部網路信號輸出。 One aspect of the present invention provides a virtual media device that is disposed in a server. The virtual media device has a plurality of system level chips, a control unit, a switching unit, and a programmable module. The control unit is configured to convert the sequence signal into an internal network signal. The switching unit is coupled between the plurality of system-level chips and the control unit through the serial bus bar, and is configured to select one of the plurality of system-level chips to be connected to the control unit. The programmable module is coupled to the control unit and the switching unit respectively for receiving a control signal sent by the control unit and parsing to generate a selection signal, and transmitting the selection signal to the switching unit. The switching unit selects one of the plurality of system-level chips to connect and communicate with the control unit according to the selection signal, wherein the control unit converts the sequence signal from the switching unit into an internal network signal output.

在一實施例中,可編程模組具有至少一地址信號端以及一致能信號端,其中,該選擇訊號通過該至少一地址信號端發出,該致能信號端控制該控制單元與該切換單元的連接。 In one embodiment, the programmable module has at least one address signal end and a uniform energy signal end, wherein the selection signal is sent through the at least one address signal end, and the enable signal end controls the control unit and the switching unit connection.

在一實施例中,切換單元為一通用序列匯流排中繼器,該序列匯流排為一通用序列匯流排。 In an embodiment, the switching unit is a universal sequence bus repeater, and the sequence bus is a universal sequence bus.

在一實施例中,序列信號為通用序列匯流排信號,該內部網路信號為媒體獨立介面(Media Independent Interface,MII)信號。 In an embodiment, the sequence signal is a universal sequence bus signal, and the internal network signal is a media independent interface (Media Independent) Interface, MII) signal.

在一實施例中,更包含一網路轉換單元,耦接於該控制單元,用於將該內部網路訊號轉換為網路差分訊號以連接一外部設備。 In an embodiment, a network switching unit is further coupled to the control unit for converting the internal network signal into a network differential signal to connect to an external device.

本發明之另一態樣在提供一種伺服器,具有如上所述之虛擬媒體裝置、一網路轉換單元以及一主機板。網路轉換單元,耦接於控制單元,用於將該內部網路訊號轉換為網路差分訊號以連接一外部設備。該主機板更包含:一第一網路介面;以及一第二網路介面,其中,該虛擬媒體裝置通過該網路轉換單元耦接至該主機板,並通過該第一網路介面耦接一網路。 Another aspect of the present invention provides a server having a virtual media device, a network conversion unit, and a motherboard as described above. The network conversion unit is coupled to the control unit for converting the internal network signal into a network differential signal to connect to an external device. The motherboard further includes: a first network interface; and a second network interface, wherein the virtual media device is coupled to the motherboard through the network conversion unit, and coupled through the first network interface One network.

本發明之再一態樣在提供一種伺服器系統,具有如上所述之伺服器以及一客戶端,其中該客戶端連接一外接存儲媒體,且通過一網路連接至該伺服器,以使該伺服器讀取該外接存儲媒體之內容並進行相應操作。 A further aspect of the present invention provides a server system having a server as described above and a client, wherein the client is connected to an external storage medium and connected to the server through a network to enable the server The server reads the content of the external storage medium and performs corresponding operations.

本發明之再一態樣在提供一種虛擬媒體裝置之存取方法,適用於一伺服器,該方法至少包含:根據一控制信號選取複數個系統級晶片其中之一;將被選擇之該系統級晶片產生之序列信號轉換為內部網路信號;將該內部網路信號轉換成一網路差分訊號以連接一外部網路,藉以通過該網路連接至一客戶端,其中該客戶端連接一外接存儲媒體;以及讀取該外接存儲媒體之內容並進行相應操作。 A further aspect of the present invention provides a method for accessing a virtual media device, which is applicable to a server, the method comprising: selecting at least one of a plurality of system-level chips according to a control signal; the system level to be selected The serial signal generated by the chip is converted into an internal network signal; the internal network signal is converted into a network differential signal to connect to an external network, thereby connecting to a client through the network, wherein the client is connected to an external storage Media; and reading the contents of the external storage medium and performing corresponding operations.

綜上所述,本發明透過一切換單元可讓同一中央處理板上的多個系統級晶片共用一通用序列匯流排來和控 制單元和網路轉換單元耦接以進行虛擬媒體之存取,因此可大幅降低系統之複雜度。 In summary, the present invention allows a plurality of system-level chips on the same central processing board to share a common sequence bus and control through a switching unit. The unit and the network conversion unit are coupled for virtual media access, thereby greatly reducing the complexity of the system.

100‧‧‧伺服器 100‧‧‧Server

101‧‧‧客戶端 101‧‧‧Client

102‧‧‧網路 102‧‧‧Network

103‧‧‧中央處理單元 103‧‧‧Central Processing Unit

104‧‧‧虛擬媒體處理單元 104‧‧‧Virtual Media Processing Unit

105‧‧‧序列匯流排 105‧‧‧Sequence bus

110‧‧‧中央處理板 110‧‧‧Central Processing Board

120‧‧‧虛擬媒體裝置 120‧‧‧Virtual media installation

400‧‧‧主機板 400‧‧‧ motherboard

410和411‧‧‧網路中繼器 410 and 411‧‧‧ Network Repeaters

412和413‧‧‧網路介面 412 and 413‧‧‧ network interface

501~504‧‧‧步驟 501~504‧‧‧Steps

1031‧‧‧第一系統級晶片 1031‧‧‧First system level wafer

1032‧‧‧第二系統級晶片 1032‧‧‧Second system level wafer

1033‧‧‧第三系統級晶片 1033‧‧‧ Third system level wafer

1034‧‧‧第四系統級晶片 1034‧‧‧ fourth system level wafer

1041‧‧‧切換單元 1041‧‧‧Switch unit

1042‧‧‧可編程模組 1042‧‧‧Programmable Module

1043‧‧‧控制單元 1043‧‧‧Control unit

1044‧‧‧網路轉換單元 1044‧‧‧Network Conversion Unit

CN‧‧‧控制信號 CN‧‧‧Control signal

EN‧‧‧致能信號 EN‧‧‧Enable signal

MII‧‧‧媒體獨立介面 MII‧‧‧Media Independent Interface

S0‧‧‧第一選擇信號 S0‧‧‧first selection signal

S1‧‧‧第二選擇信號 S1‧‧‧Second selection signal

第1圖為根據本發明一實施例的伺服器系統概略示意圖。 1 is a schematic diagram of a server system in accordance with an embodiment of the present invention.

第2圖為根據本發明一實施例伺服器處之一中央處理板的概略示意圖。 2 is a schematic diagram of a central processing board at a server according to an embodiment of the invention.

第3圖所示為根據本發明一實施例第一選擇信號S0、第二選擇信號S1和致能信號EN之位準值和系統級晶片和控制單元間之關係。 Figure 3 is a diagram showing the relationship between the level values of the first selection signal S0, the second selection signal S1, and the enable signal EN and the system level wafer and control unit in accordance with an embodiment of the present invention.

第4圖所示為根據本發明一實施例伺服器處的概略示意圖。 Figure 4 is a schematic diagram of a server at an embodiment in accordance with the present invention.

第5圖所示為根據本發明一實施例之虛擬媒體裝置之存取方法流程圖。 FIG. 5 is a flow chart showing an access method of a virtual media device according to an embodiment of the invention.

以下為本發明較佳具體實施例以所附圖示加以詳細說明,下列之說明及圖示使用相同之參考數字以表示相同或類似元件,並且在重複描述相同或類似元件時則予省略。 The following description of the preferred embodiments of the invention is in the

第1圖為根據本發明一實施例的伺服器系統概略示意圖。其中,本發明之伺服器系統包括至少一伺服器 100以及一客戶端101。一虛擬媒體裝置120設置在伺服器100內之一中央處理板110上,讓伺服器100可與客戶端101中的媒體設備進行通訊連接。其中,虛擬媒體裝置120包括中央處理單元103和虛擬媒體處理單元104,該兩單元之間是藉由序列匯流排105相連接,亦即以序列匯流排協定來進行通訊。在一實施例中,此序列匯流排105為通用序列匯流排,依此,中央處理單元103為通用序列匯流排主機(host)。虛擬媒體處理單元104則為通用序列匯流排裝置。而伺服器100與客戶端101之間則藉由網路102相連接。在本實施例中,伺服器100與客戶端101之間係藉由乙太網路(Ethernet)102來連接,然而在其他實施例中,可藉由其他類型的網路或其他裝置來連接。藉由和虛擬媒體處理單元104的連接,中央處理單元103可使用存取通用序列匯流排裝置的方式與客戶端101中的媒體設備進行通訊連接,進而存取客戶端101中的媒體資料。 1 is a schematic diagram of a server system in accordance with an embodiment of the present invention. Wherein the server system of the present invention includes at least one server 100 and a client 101. A virtual media device 120 is disposed on one of the central processing boards 110 in the server 100 to allow the server 100 to communicate with the media devices in the client 101. The virtual media device 120 includes a central processing unit 103 and a virtual media processing unit 104. The two units are connected by a sequence bus 105, that is, by a serial bus protocol. In one embodiment, the sequence bus bar 105 is a universal sequence bus, whereby the central processing unit 103 is a universal sequence bus master. The virtual media processing unit 104 is a universal serial bus device. The server 100 and the client 101 are connected by the network 102. In this embodiment, the server 100 and the client 101 are connected by an Ethernet 102, but in other embodiments, they may be connected by other types of networks or other devices. Through the connection with the virtual media processing unit 104, the central processing unit 103 can communicate with the media device in the client 101 by accessing the universal serial bus device to access the media data in the client 101.

第2圖為根據本發明一實施例伺服器處之一中央處理板的概略示意圖。其中,複數個系統級晶片(System-on-chip,SOC)構成中央處理板110上的中央處理單元103,在本實施例,是以四個系統級晶片,分別為第一系統級晶片1031、第二系統級晶片1032、第三系統級晶片1033和第四系統級晶片1034,構成中央處理單元103為例來說明本發明之應用,然而在其他實施例中,可藉由其他數目之系統級晶片來構成中央處理單元103。 2 is a schematic diagram of a central processing board at a server according to an embodiment of the invention. The system-on-chip (SOC) constitutes a central processing unit 103 on the central processing board 110. In this embodiment, four system-level chips are used, which are respectively the first system-level wafers 1031. The second system level chip 1032, the third system level chip 1033, and the fourth system level chip 1034 constitute the central processing unit 103 as an example to illustrate the application of the present invention, but in other embodiments, other numbers of system levels may be utilized. The wafers constitute the central processing unit 103.

虛擬媒體處理單元104則包括:一切換單元 1041、一可編程模組1042、一控制單元1043以及一網路轉換單元1044。其中切換單元1041分別透過序列匯流排來耦接中央處理單元103的四個系統級晶片1031、1032、1033和1034和控制單元1043。在一實施例中,此序列匯流排105為通用序列匯流排,而切換單元1041為通用序列匯流排中繼器。切換單元1041受可編程模組1042之控制,藉以在四個系統級晶片1031、1032、1033和1034間選擇其中之一來與控制單元1043連接,進而存取客戶端101中的媒體資料。可編程模組1042耦接控制單元1043和切換單元1041,用以接收控制單元1043產生之控制信號CN,並解析控制信號CN以產生一選擇信號來切換切換單元1041以在四個系統級晶片1031、1032、1033和1034間選擇其一來與控制單元1043通訊。控制單元1043耦接切換單元1041和可編程模組1042,藉以進行信號格式之轉換以及產生一控制信號CN。其中,切換單元1041和控制單元1043間是根據通用序列匯流排之通訊協定進行資料傳輸,而控制單元1043與網路轉換單元1044之間則根據內部網路之通訊協定進行資料傳輸,為了調和此兩種通訊協定,控制單元1043會進行通用序列匯流排信號(USB)和內部網路通訊信號間之轉換以利後續之資料傳送。在一實施例中,內部網路通訊信號,例如:為媒體獨立介面(Media Independent Interface,MII)信號,因此,控制單元1043會將通用序列匯流排信號轉換成媒體獨立介面信號傳送給網路轉換單元1044,或將網路轉換單元1044傳送而來之媒體獨立介面信 號轉換成通用序列匯流排信號傳送至切換單元1041。此外,控制單元1043輸出之控制信號CN是透過序列資料匯流排(serial data bus)傳送至可編程模組1042。網路轉換單元1044耦接控制單元1043,用以進行信號處理,在一實施例中,網路轉換單元1044將控制單元1043轉換後之內部網路通訊信號轉換為10/100M差分信號後於網路上進行傳送,或將從網路接收之信號轉換為內部網路通訊信號傳送給控制單元1043,轉換成通用序列匯流排信號和控制信號CN進行後續之控制。其中,可編程模組1042可以一複雜可程式邏輯元件(Complex Programmable Logic Device,CPLD)來實現。而控制單元1043可以一微控制器(Microcontroller Unit,MCU)來實現。 The virtual media processing unit 104 then includes: a switching unit 1041, a programmable module 1042, a control unit 1043, and a network conversion unit 1044. The switching unit 1041 is coupled to the four system level chips 1031, 1032, 1033, and 1034 of the central processing unit 103 and the control unit 1043 through the serial bus bar. In one embodiment, the sequence bus 105 is a universal sequence bus and the switching unit 1041 is a universal sequence bus repeater. The switching unit 1041 is controlled by the programmable module 1042 to select one of the four system level chips 1031, 1032, 1033 and 1034 to connect with the control unit 1043 to access the media data in the client 101. The programmable module 1042 is coupled to the control unit 1043 and the switching unit 1041 for receiving the control signal CN generated by the control unit 1043, and parsing the control signal CN to generate a selection signal to switch the switching unit 1041 to the four system level wafers 1031. One of 1032, 1033, and 1034 is selected to communicate with control unit 1043. The control unit 1043 is coupled to the switching unit 1041 and the programmable module 1042 for converting the signal format and generating a control signal CN. Wherein, the switching unit 1041 and the control unit 1043 perform data transmission according to the communication protocol of the universal serial bus, and the control unit 1043 and the network conversion unit 1044 perform data transmission according to the communication protocol of the internal network, in order to reconcile the data. For the two communication protocols, the control unit 1043 performs conversion between the universal serial bus signal (USB) and the internal network communication signal for subsequent data transfer. In an embodiment, the internal network communication signal is, for example, a Media Independent Interface (MII) signal. Therefore, the control unit 1043 converts the universal serial bus signal into a media independent interface signal for network conversion. Unit 1044, or a media independent interface letter transmitted from the network conversion unit 1044 The number is converted into a general sequence bus signal and transmitted to the switching unit 1041. In addition, the control signal CN output by the control unit 1043 is transmitted to the programmable module 1042 through a serial data bus. The network conversion unit 1044 is coupled to the control unit 1043 for performing signal processing. In an embodiment, the network conversion unit 1044 converts the converted internal network communication signal of the control unit 1043 into a 10/100M differential signal. The transmission is performed on the road, or the signal received from the network is converted into an internal network communication signal and transmitted to the control unit 1043, and converted into a universal sequence bus signal and a control signal CN for subsequent control. The programmable module 1042 can be implemented by a Complex Programmable Logic Device (CPLD). The control unit 1043 can be implemented by a microcontroller (MCU).

在一實施例中,可編程模組1042具有至少一地址信號端以及一致能信號端。其中,地址信號端用以發出選擇信號控制切換單元1041在四個系統級晶片1031、1032、1033和1034中選擇其中一系統級晶片。而致能信號端用以發出一致能信號EN,以控制切換單元1041與控制單元1043間之連接。在一實施例中,地址信號更包括一第一選擇信號S0和一第二選擇信號S1。第3圖所示為根據本發明一實施例第一選擇信號S0、第二選擇信號S1和致能信號EN之位準值和系統級晶片和控制單元間之關係。在此實施例中,可編程模組1042輸出低位準之第一選擇信號S0、低位準之第二選擇信號S1和高位準之致能信號EN,來選擇第一系統級晶片1031和控制單元1043耦接。可編程模組1042輸出低位準之第一選擇信號 S0、高位準之第二選擇信號S1和高位準之致能信號EN,來選擇第二系統級晶片1032和控制單元1043耦接。可編程模組1042輸出高位準之第一選擇信號S0、低位準之第二選擇信號S1和高位準之致能信號EN,來選擇第三系統級晶片1033和控制單元1043耦接。可編程模組1042輸出高位準之第一選擇信號S0、高位準之第二選擇信號S1和高位準之致能信號EN,來選擇第四系統級晶片1034和控制單元1043耦接。可編程模組1042輸出低位準之致能信號EN,來中斷切換單元1041和控制單元1043間之耦接關係。依此,藉由切換單元1041可在多個系統級晶片間選擇其中之一來與控制單元1043耦接,因此,多個系統級晶片可共用一通用序列匯流排來進行虛擬媒體之存取,大幅降低系統之複雜度。 In an embodiment, the programmable module 1042 has at least one address signal end and a consistent energy signal end. The address signal terminal is used to issue a selection signal to control the switching unit 1041 to select one of the four system level chips 1031, 1032, 1033, and 1034. The enable signal terminal is used to issue a consistent energy signal EN to control the connection between the switching unit 1041 and the control unit 1043. In an embodiment, the address signal further includes a first selection signal S0 and a second selection signal S1. Figure 3 is a diagram showing the relationship between the level values of the first selection signal S0, the second selection signal S1, and the enable signal EN and the system level wafer and control unit in accordance with an embodiment of the present invention. In this embodiment, the programmable module 1042 outputs the low-level first selection signal S0, the low-level second selection signal S1, and the high-level enable signal EN to select the first system-level wafer 1031 and the control unit 1043. Coupling. The programmable module 1042 outputs a low level first selection signal S0, a high level second selection signal S1 and a high level enable signal EN are used to select the second system level chip 1032 and the control unit 1043 to be coupled. The programmable module 1042 outputs a high level first selection signal S0, a low level second selection signal S1 and a high level enable signal EN to select the third system level wafer 1033 and the control unit 1043 to be coupled. The programmable module 1042 outputs a high level first selection signal S0, a high level second selection signal S1, and a high level enable signal EN to select the fourth system level wafer 1034 and the control unit 1043 to be coupled. The programmable module 1042 outputs a low level enable signal EN to interrupt the coupling relationship between the switching unit 1041 and the control unit 1043. Accordingly, the switching unit 1041 can select one of the plurality of system-level chips to be coupled to the control unit 1043. Therefore, the plurality of system-level chips can share a common sequence bus for accessing the virtual media. Significantly reduce the complexity of the system.

第4圖所示為根據本發明一實施例伺服器處的概略示意圖。其中,伺服器100具有複數個中央處理板110,為控制此些中央處理板110連接網路以達到遠端存取資料之目的,在伺服器100之主機板(base bord)400上更設置複數個網路中繼器以耦接此些中央處理板110。其中,每一中央處理板110是透過網路轉換單元1044與對應之網路中繼器耦接。在一實施例中,主機板400上設置有兩個分別具有8埠(P0~P7)之網路中繼器410和411來和12個中央處理板110耦接,藉以控制此些中央處理板110連接網路。其中,網路中繼器410和網路中繼器411之P1埠~P6埠分別與6個中央處理板110耦接。而網路中繼器410之P7埠和網路中繼器411之P0埠耦接,使得網路中繼器410 和網路中繼器411串連。此外,網路中繼器410之P0埠耦接一網路介面412,而網路中繼器411之P7埠亦耦接一網路介面413。透過網路介面412,各中央處理板110可與外接網路耦接,使得客戶端透過網路訪問此些中央處理板110其中之一並進行遠端存取控制,由於僅需透過單一之網路介面412,因此大幅降低連接網路之複雜度。再者,透過網路介面412和413,主機板400可與伺服器內之其他主機板耦接而使得各主機板上之網路中繼器形成串連結構。例如,前一級主機板可和主機板400之網路介面412耦接,來形成串連結構。而後一級主機板可耦接主機板400之網路介面413來形成串連結構。依此,大幅提高中央處理板110在伺服器內之集成度,並可擴大遠端客戶端可以訪問的中央處理板110數目。在一實施例,網路介面412和413為RJ45介面。 Figure 4 is a schematic diagram of a server at an embodiment in accordance with the present invention. The server 100 has a plurality of central processing boards 110. In order to control the connection of the central processing boards 110 to the remote access data, a plurality of base bords 400 are set on the server 100. A network repeater is coupled to the central processing boards 110. Each central processing board 110 is coupled to a corresponding network repeater through a network switching unit 1044. In an embodiment, the motherboard 400 is provided with two network repeaters 410 and 411 respectively having 8 埠 (P0~P7) to be coupled with 12 central processing boards 110, thereby controlling the central processing boards. 110 connected to the network. The network repeater 410 and the network repeater 411 are respectively connected to the six central processing boards 110. The P7 port of the network repeater 410 is coupled to the P0 port of the network repeater 411, so that the network repeater 410 It is connected in series with the network repeater 411. In addition, the P0 port of the network repeater 410 is coupled to a network interface 412, and the P7 port of the network repeater 411 is also coupled to a network interface 413. Through the network interface 412, each central processing board 110 can be coupled to an external network, so that the client accesses one of the central processing boards 110 through the network and performs remote access control, since only a single network is needed. The road interface 412 thus greatly reduces the complexity of connecting the network. Moreover, through the network interfaces 412 and 413, the motherboard 400 can be coupled to other motherboards in the server such that the network repeaters on each motherboard form a serial structure. For example, the previous stage motherboard can be coupled to the network interface 412 of the motherboard 400 to form a tandem structure. The motherboard of the subsequent stage can be coupled to the network interface 413 of the motherboard 400 to form a serial structure. Accordingly, the integration of the central processing board 110 within the server is greatly increased, and the number of central processing boards 110 accessible to the remote client can be expanded. In one embodiment, network interfaces 412 and 413 are RJ45 interfaces.

第5圖所示為根據本發明一實施例之虛擬媒體裝置之存取方法流程圖。請同時參閱第2圖和第5圖,首先於步驟501,根據一控制信號選取複數個系統級晶片。在一實施例中,由可編程模組1042接收控制單元1043產生之控制信號CN,來切換切換單元1041以在四個系統級晶片1031、1032、1033和1034間選擇其一來與控制單元1043通訊。接著,於步驟502,將被選擇之該系統級晶片產生之序列信號轉換為內部網路信號。在一實施例中,由控制單元1043會進行通用序列匯流排信號(USB)和內部網路通訊信號間之轉換以利後續之資料傳送。接著,於步驟503,將 該內部網路信號轉換成一網路差分訊號以連接一外部網路。藉以通過該網路連接至一客戶端,且此客戶端連接有一外接存儲媒體。在一實施例中,網路轉換單元1044將控制單元1043轉換後之內部網路通訊信號轉換為10/100M差分信號後於外部網路上進行傳送。最後,於步驟504,讀取該外接存儲媒體之內容並進行相應操作,例如,中央處理單元103可使用存取通用序列匯流排裝置的方式與客戶端101中的媒體設備進行通訊連接,進而存取客戶端101中的媒體資料。 FIG. 5 is a flow chart showing an access method of a virtual media device according to an embodiment of the invention. Please refer to FIG. 2 and FIG. 5 simultaneously. First, in step 501, a plurality of system-level chips are selected according to a control signal. In one embodiment, the control module 1042 receives the control signal CN generated by the control unit 1043 to switch the switching unit 1041 to select one of the four system level chips 1031, 1032, 1033, and 1034 and the control unit 1043. communication. Next, in step 502, the sequence signal generated by the selected system level chip is converted into an internal network signal. In an embodiment, the conversion between the universal serial bus signal (USB) and the internal network communication signal is performed by the control unit 1043 for subsequent data transfer. Next, in step 503, The internal network signal is converted into a network differential signal to connect to an external network. It is used to connect to a client through the network, and the client is connected to an external storage medium. In one embodiment, the network conversion unit 1044 converts the converted internal network communication signal of the control unit 1043 into a 10/100M differential signal and transmits it on the external network. Finally, in step 504, the content of the external storage medium is read and corresponding operations are performed. For example, the central processing unit 103 can communicate with the media device in the client 101 by using a method of accessing the universal serial bus device, and then save The media data in the client 101 is taken.

綜上所述,本發明透過一切換單元可讓同一中央處理板上的多個系統級晶片共用一通用序列匯流排來和控制單元和網路轉換單元耦接以進行虛擬媒體之存取,因此可大幅降低系統之複雜度。且多個中央處理板間亦可透過網路切換器彼此串連,並透過單一介面耦接網路,除了可大幅提高中央處理板在伺服器之集成度,並可擴大遠端客戶端可以訪問的中央處理板數目。 In summary, the present invention allows a plurality of system-level chips on the same central processing board to share a common sequence bus to be coupled to the control unit and the network conversion unit for accessing the virtual medium through a switching unit. Can greatly reduce the complexity of the system. And a plurality of central processing boards can also be connected to each other through a network switcher and coupled to the network through a single interface, in addition to greatly improving the integration of the central processing board in the server, and expanding the access of the remote client. The number of central processing boards.

雖然本發明已以實施方式揭露如上,然其並非用以限定本發明,任何熟習此技藝者,在不脫離本發明之精神和範圍內,當可作各種之更動與潤飾,因此本發明之保護範圍當視後附之申請專利範圍所界定者為準。 Although the present invention has been disclosed in the above embodiments, it is not intended to limit the present invention, and the present invention can be modified and modified without departing from the spirit and scope of the present invention. The scope is subject to the definition of the scope of the patent application attached.

103‧‧‧中央處理單元 103‧‧‧Central Processing Unit

104‧‧‧虛擬媒體處理單元 104‧‧‧Virtual Media Processing Unit

105‧‧‧序列匯流排 105‧‧‧Sequence bus

120‧‧‧虛擬媒體裝置 120‧‧‧Virtual media installation

1031‧‧‧第一系統級晶片 1031‧‧‧First system level wafer

1032‧‧‧第二系統級晶片 1032‧‧‧Second system level wafer

1033‧‧‧第三系統級晶片 1033‧‧‧ Third system level wafer

1034‧‧‧第四系統級晶片 1034‧‧‧ fourth system level wafer

1041‧‧‧切換單元 1041‧‧‧Switch unit

1042‧‧‧可編程模組 1042‧‧‧Programmable Module

1043‧‧‧控制單元 1043‧‧‧Control unit

1044‧‧‧網路轉換單元 1044‧‧‧Network Conversion Unit

USB‧‧‧通用序列匯流排信號 USB‧‧‧General Sequence Bus Signal

CN‧‧‧控制信號 CN‧‧‧Control signal

EN‧‧‧致能信號 EN‧‧‧Enable signal

MII‧‧‧媒體獨立介面 MII‧‧‧Media Independent Interface

S0‧‧‧第一選擇信號 S0‧‧‧first selection signal

S1‧‧‧第二選擇信號 S1‧‧‧Second selection signal

Claims (19)

一種伺服器單元,至少包含:複數個主機板串連在一起,每一主機板分別和複數個虛擬媒體裝置耦接,其中每一該些虛擬媒體裝置更包含:複數個系統級晶片;一切換單元,分別通過序列匯流排耦接於該複數個系統級晶片與該控制單元之間;一控制單元,耦接該切換單元,用以將序列信號轉換為內部網路信號;以及一可編程模組,分別耦接該控制單元與該切換單元,控制用於接收該控制單元發出的一控制訊號並解析該控制訊號,以產生一選擇訊號,並將該選擇訊號傳送至該切換單元以選擇該複數個系統級晶片其中之一與該控制單元連接。 A server unit, comprising: a plurality of motherboards connected in series, each motherboard being coupled to a plurality of virtual media devices, wherein each of the virtual media devices further comprises: a plurality of system-level chips; The unit is coupled between the plurality of system-level chips and the control unit through a sequence bus; a control unit coupled to the switching unit for converting the sequence signal into an internal network signal; and a programmable module The group is coupled to the control unit and the switching unit, and is configured to receive a control signal sent by the control unit and parse the control signal to generate a selection signal, and transmit the selection signal to the switching unit to select the One of a plurality of system level chips is connected to the control unit. 如申請專利範圍第1項所述之伺服器單元,其中每一該些主機板更包含:一第一網路介面;以及一第二網路介面,其中本級主機板之第一網路介面,耦接前一級主機板之第二網路介面,本級主機板之第二網路介面,耦接後一級主機板之第一網路介面,使得該些主機板串連在一起。 The server unit of claim 1, wherein each of the motherboards further comprises: a first network interface; and a second network interface, wherein the first network interface of the motherboard is The second network interface of the motherboard of the previous level is coupled to the second network interface of the motherboard of the first level, and is coupled to the first network interface of the motherboard of the first level, so that the motherboards are connected in series. 如申請專利範圍第2項所述之伺服器單元,每一該些虛擬媒體裝置更包含:一網路轉換單元,耦接於該控制單元,其中每一該些虛擬媒體裝置通過該網路轉換單元耦接至該對應主機板。 The server unit of claim 2, each of the virtual media devices further includes: a network switching unit coupled to the control unit, wherein each of the virtual media devices is converted by the network The unit is coupled to the corresponding motherboard. 如申請專利範圍第3項所述之伺服器單元,其中該主機板更包括一網路中繼器,該虛擬媒體裝置通過該網路轉換單元耦接於該網路中繼器。 The server unit of claim 3, wherein the motherboard further comprises a network repeater, the virtual media device being coupled to the network repeater through the network switching unit. 如申請專利範圍第4項所述之伺服器單元,其中該網路中繼器更包括一第一網路中繼器和一第二網路中繼器,其中該第一網路中繼器與該第二網路中繼器形成一串連結構,該第一網路中繼器耦接該第一網路介面,該第二網路中繼器耦接該第二網路介面。 The server unit of claim 4, wherein the network repeater further comprises a first network repeater and a second network repeater, wherein the first network repeater Forming a serial structure with the second network repeater, the first network repeater is coupled to the first network interface, and the second network repeater is coupled to the second network interface. 如申請專利範圍第1項所述之伺服器單元,其中該切換單元根據該選擇訊號選擇該複數個系統級晶片其中之一和該控制單元連接並通訊,其中該控制單元將來自該切換單元的序列信號轉換為內部網路信號輸出。 The server unit of claim 1, wherein the switching unit selects one of the plurality of system-level chips to connect and communicate with the control unit according to the selection signal, wherein the control unit will be from the switching unit. The sequence signal is converted to an internal network signal output. 如申請專利範圍第1項所述之伺服器單元,其中該選擇信號更包括一致能信號、一第一選擇信號和一第二選擇信號,其中該致能信號控制該切換單元和該控制單元間之連接,該第一選擇信號和該第二選擇信號選擇該複數個 系統級晶片其中之一與該控制單元連接。 The server unit of claim 1, wherein the selection signal further comprises a uniform energy signal, a first selection signal and a second selection signal, wherein the enabling signal controls the switching unit and the control unit Connection, the first selection signal and the second selection signal select the plurality of One of the system level wafers is connected to the control unit. 如申請專利範圍第7項所述之伺服器單元,其中當該致能信號致能時,控制該切換單元和該控制單元連接。 The server unit of claim 7, wherein when the enabling signal is enabled, the switching unit is controlled to be connected to the control unit. 如申請專利範圍第1項所述之伺服器單元,其中一客戶端具有一外接存儲媒體,該客戶端通過一網路連接至該伺服器單元,該伺服器單元可讀取該外接存儲媒體之內容並進行相應操作。 The server unit of claim 1, wherein a client has an external storage medium, and the client is connected to the server unit through a network, and the server unit can read the external storage medium. Content and take action accordingly. 如申請專利範圍第9項所述之伺服器單元,其中該網路為一乙太網路。 The server unit of claim 9, wherein the network is an Ethernet network. 一虛擬媒體裝置,適用於一伺服器單元,該虛擬媒體裝置至少包含:複數個系統級晶片;一控制單元,用以將序列信號轉換為內部網路信號;一切換單元,分別通過序列匯流排耦接於該複數個系統級晶片與該控制單元之間,用於選擇該複數個系統級晶片其中之一與該控制單元連接;以及一可編程模組,分別耦接該控制單元與該切換單元,用於接收該控制單元發出的一控制訊號並解析該控制訊號,以產生一選擇訊號,並將該選擇訊號傳送至該切換單元; 其中,該切換單元根據該選擇訊號選擇該複數個系統級晶片其中之一與該控制單元連接並通訊,其中該控制單元將來自該切換單元的序列信號轉換為內部網路信號輸出。 A virtual media device is applicable to a server unit, the virtual media device comprising: at least a plurality of system level chips; a control unit for converting the sequence signals into internal network signals; and a switching unit respectively through the serial bus Between the plurality of system-level chips and the control unit, configured to select one of the plurality of system-level chips to be connected to the control unit; and a programmable module coupled to the control unit and the switch a unit, configured to receive a control signal sent by the control unit and parse the control signal to generate a selection signal, and transmit the selection signal to the switching unit; The switching unit selects one of the plurality of system-level chips to connect and communicate with the control unit according to the selection signal, wherein the control unit converts the sequence signal from the switching unit into an internal network signal output. 如申請專利範圍第11項所述之虛擬媒體裝置,其中該可編程模組具有至少一地址信號端以及一致能信號端,其中,該選擇訊號通過該至少一地址信號端發出,該致能信號端控制該控制單元與該切換單元的連接。 The virtual media device of claim 11, wherein the programmable module has at least one address signal end and a consistent energy signal end, wherein the selection signal is sent through the at least one address signal end, the enable signal The terminal controls the connection of the control unit to the switching unit. 如申請專利範圍第11項所述之虛擬媒體裝置,其中該切換單元為一通用序列匯流排中繼器,該序列匯流排為一通用序列匯流排。 The virtual media device of claim 11, wherein the switching unit is a universal sequence bus repeater, and the sequence bus is a universal sequence bus. 如申請專利範圍第11項所述之虛擬媒體裝置,其中該序列信號為通用序列匯流排信號,該內部網路信號為媒體獨立介面(Media Independent Interface,MII)信號。 The virtual media device of claim 11, wherein the sequence signal is a universal sequence bus signal, and the internal network signal is a Media Independent Interface (MII) signal. 如申請專利範圍第11項所述之虛擬媒體裝置,更包含一網路轉換單元,耦接於該控制單元,用於將該內部網路訊號轉換為網路差分訊號以連接一外部設備。 The virtual media device of claim 11, further comprising a network switching unit coupled to the control unit for converting the internal network signal into a network differential signal for connecting to an external device. 一種虛擬媒體裝置之存取方法,適用於一伺服器單元的複數個系統級晶片存取一客戶端之外接存儲媒體,該 方法至少包含:根據一控制信號選取該些個系統級晶片其中之一;將被選擇之該系統級晶片產生之序列信號轉換為內部網路信號;將該內部網路信號轉換成一網路差分訊號以連接一外部網路,藉以通過該外部網路連接至該客戶端;以及讀取該客戶端之該外接存儲媒體之內容並進行相應操作。 A method for accessing a virtual media device, which is suitable for accessing a storage medium by a plurality of system-level chips of a server unit and accessing a client The method at least includes: selecting one of the system-level chips according to a control signal; converting the sequence signal generated by the selected system-level chip into an internal network signal; converting the internal network signal into a network differential signal To connect to an external network, thereby connecting to the client through the external network; and reading the content of the external storage medium of the client and performing corresponding operations. 如申請專利範圍第16項所述之方法,其中該序列信號為通用序列匯流排信號,該內部網路信號為媒體獨立介面(Media Independent Interface,MII)信號。 The method of claim 16, wherein the sequence signal is a universal sequence bus signal, and the internal network signal is a Media Independent Interface (MII) signal. 如申請專利範圍第16項所述之方法,其中根據一控制信號選取複數個系統級晶片其中之一,更包括:解析該控制訊號,以產生一選擇訊號以及一致能信號。 The method of claim 16, wherein selecting one of the plurality of system-level chips according to a control signal further comprises: parsing the control signal to generate a selection signal and a consistent energy signal. 如申請專利範圍第16項所述之方法,更包括:根據該選擇訊號選取該些系統級晶片其中之一;以及根據該致能訊號輸出被選擇之該系統級晶片產生之序列信號。 The method of claim 16, further comprising: selecting one of the system-level chips according to the selection signal; and outputting the sequence signal generated by the selected system-level chip according to the enable signal.
TW102134581A 2013-09-25 2013-09-25 Virtual media of a server and access method thereof TWI474190B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW102134581A TWI474190B (en) 2013-09-25 2013-09-25 Virtual media of a server and access method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW102134581A TWI474190B (en) 2013-09-25 2013-09-25 Virtual media of a server and access method thereof

Publications (2)

Publication Number Publication Date
TWI474190B TWI474190B (en) 2015-02-21
TW201512853A true TW201512853A (en) 2015-04-01

Family

ID=53018632

Family Applications (1)

Application Number Title Priority Date Filing Date
TW102134581A TWI474190B (en) 2013-09-25 2013-09-25 Virtual media of a server and access method thereof

Country Status (1)

Country Link
TW (1) TWI474190B (en)

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200622275A (en) * 2004-09-06 2006-07-01 Mentor Graphics Corp Integrated circuit yield and quality analysis methods and systems
US7454300B2 (en) * 2006-02-08 2008-11-18 Roberto Suaya Extracting high frequency impedance in a circuit design using broadband representations
TWI357562B (en) * 2007-12-20 2012-02-01 Infortrend Technology Inc Io processor

Also Published As

Publication number Publication date
TWI474190B (en) 2015-02-21

Similar Documents

Publication Publication Date Title
KR101725536B1 (en) Device, method and system for operation of a low power phy with a pcie protocol stack
TWI382315B (en) Usb matrix switch system
US8463881B1 (en) Bridging mechanism for peer-to-peer communication
US20140195634A1 (en) System and Method for Multiservice Input/Output
US20050138258A1 (en) Multiple interfaces in a storage enclosure
US7213096B2 (en) Operating a remote USB host controller
US10013950B2 (en) Systems and methods for transmitting video, network, and USB signals over extension media
CN111338996B (en) Composite bus controller supporting multiple protocols
TW200527211A (en) Method and apparatus for shared I/O in a load/store fabric
CN116841932B (en) Flexibly-connectable portable high-speed data access equipment and working method thereof
WO2012149767A1 (en) Method and system for accessing storage device
CN107943733A (en) The interconnected method of parallel bus between a kind of veneer
TWI445374B (en) Remote management system and remote management method
EP1988470B1 (en) Network device and transmission method thereof
JP2013084266A (en) Server and serial interface switching circuit thereof
US10585842B2 (en) Computer system for virtualizing I/O device and method of operating the same and hub device
WO2023186143A1 (en) Data processing method, host, and related device
TWI479325B (en) Universal serial bus devices and communication methods and computer products
TWI474190B (en) Virtual media of a server and access method thereof
CN102081455A (en) Multicomputer switcher and adapter thereof
EP2300925B1 (en) System to connect a serial scsi array controller to a storage area network
TWI727581B (en) Data transmission system
Verma et al. Pcie bus: A state-of-the-art-review
TW201405315A (en) Data routing system supporting dual master apparatuses
US20150074303A1 (en) Virtual Media apparatus of a Server and Access Method Thereof

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees