TW201409490A - Manufacturing method of transparent electric conduction film - Google Patents

Manufacturing method of transparent electric conduction film Download PDF

Info

Publication number
TW201409490A
TW201409490A TW101130998A TW101130998A TW201409490A TW 201409490 A TW201409490 A TW 201409490A TW 101130998 A TW101130998 A TW 101130998A TW 101130998 A TW101130998 A TW 101130998A TW 201409490 A TW201409490 A TW 201409490A
Authority
TW
Taiwan
Prior art keywords
substrate
film layer
transparent conductive
film
acid
Prior art date
Application number
TW101130998A
Other languages
Chinese (zh)
Inventor
Jyung-Dong Lin
Ming-Wuu Hsu
Yi-Hsuan Ho
Original Assignee
Taiwan Hi Tech Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taiwan Hi Tech Corp filed Critical Taiwan Hi Tech Corp
Priority to TW101130998A priority Critical patent/TW201409490A/en
Publication of TW201409490A publication Critical patent/TW201409490A/en

Links

Landscapes

  • Laminated Bodies (AREA)

Abstract

A manufacturing method of transparent electric conduction film includes cladding a plating solution on a base and to toast the base, doing at least one of the cladding and the toasting until forming at least one film on a surface of the base, sintering the base until the film above-mentioned to be solidify, and etching the base by a acid-etched solution until a surface of the film above-mentioned to be roughed and form a rough interface, cleaning the acid-etched solution remained on the base and repeat the cladding, the toasting and the sintering until a plurality of film to be laminated, and the plurality of film is to form the transparent electric conduction film.

Description

透明導電膜製作方法 Transparent conductive film manufacturing method

本發明係關於一種透明導電膜製作方法,特別是一種能增進多層膜層間界面契合度之透明導電膜製作方法。 The present invention relates to a method for fabricating a transparent conductive film, and more particularly to a method for fabricating a transparent conductive film capable of improving the interface fit between layers of a plurality of layers.

現今透明導電膜已大量應用於光電產業,且透明導電膜的良好導電及透光等特性,顯然已為液晶顯示器、電漿顯示器、觸控面板…等多種光電產品的發展助力。 Nowadays, transparent conductive films have been widely used in the optoelectronic industry, and the characteristics of good conductivity and light transmission of transparent conductive films have obviously contributed to the development of various optoelectronic products such as liquid crystal displays, plasma displays, and touch panels.

是以,業者為了增加透明導電膜的導電及透光效率,一般透過濕式化學法〔如拉昇鍍膜法、旋轉塗佈法…等〕製作膜層時,多會重複以鍍液披覆、烘烤及燒結等鍍膜方式成形習用透明導電膜,進而透過多膜層的堆疊降低習用透明導電膜的電阻率,以提高其導電性。 Therefore, in order to increase the conductivity and light transmission efficiency of the transparent conductive film, the manufacturer generally repeats the plating solution by a wet chemical method (such as a lift coating method, a spin coating method, etc.). A conventional transparent conductive film is formed by a coating method such as baking and sintering, and the resistivity of the conventional transparent conductive film is reduced by stacking the multiple film layers to improve the conductivity.

然而,習用透過多膜層堆疊而成形透明導電膜時,卻也礙於多膜層堆疊所造成的膜厚增加,而導致該透明導電膜的透光率相對不良。此外,由於多膜層堆疊的鍍膜過程,不外乎需重複操作鍍液披覆、烘乾及燒結等步驟,以致膜層與膜層相接處容易因反覆性的鍍膜過程而造成污染,而且反覆性的高溫燒結而生成明顯的界面,且隨膜層數的遞增,其間所存在之界面則更為顯著。如此一來,因膜層與膜層間所存在之界面,係造成膜層與膜層間的相接契合度明顯不佳,不僅會因此導致各膜層的剝離,更無法使該透明導電膜的電阻率與透光性獲得顯著性地改善,故習用透明導電膜的附著、導電及透光性確實仍存有進一步改良之 空間。 However, when the transparent conductive film is formed by stacking a plurality of film layers, the film thickness caused by the stacking of the plurality of film layers is increased, and the light transmittance of the transparent conductive film is relatively poor. In addition, due to the coating process of the multi-film layer stack, it is necessary to repeatedly operate the plating liquid coating, drying and sintering steps, so that the interface between the film layer and the film layer is easily contaminated by the repeated coating process, and The repetitive high-temperature sintering produces a distinct interface, and as the number of layers increases, the interface between them is more pronounced. In this way, due to the interface between the film layer and the film layer, the degree of interface between the film layer and the film layer is obviously poor, which not only causes peeling of the film layers, but also prevents the resistance of the transparent conductive film. The rate and light transmittance are remarkably improved, so the adhesion, conductivity, and light transmittance of the conventional transparent conductive film are still further improved. space.

有鑑於此,確實有必要發展一種新穎之透明導電膜製作方法,以增進多層膜層間的界面契合度,進而解決如上所述之各種問題。 In view of this, it is indeed necessary to develop a novel transparent conductive film fabrication method to improve the interface fit between the multilayer film layers, thereby solving various problems as described above.

本發明主要目的乃改良上述缺點,以提供一種透明導電膜製作方法,其係能夠增進多層膜層間的界面契合度,以相對降低電阻率並提升其導電性及透光性者。 SUMMARY OF THE INVENTION The main object of the present invention is to improve the above disadvantages and to provide a method for producing a transparent conductive film which can improve the interface fit between the multilayer film layers to relatively reduce the resistivity and enhance the conductivity and light transmittance.

為達到前述發明目的,本發明透明導電膜製作方法,係包含:先以一鍍液披覆一基板,並進行烘烤,該鍍液披覆及烘烤係操作至少一次,以於該基板一表面形成至少一膜層;燒結該基板,直至該基板表面的該至少一膜層受熱作用而固化;利用一酸蝕溶液酸蝕該基板,直至該基板該至少一膜層之一表面受到該酸蝕溶液侵蝕而粗化生成一粗化界面;利用一溶劑洗去殘留於該基板上之酸蝕溶液,並重複操作該鍍液披覆、烘烤及燒結,以在該基板上完成多膜層之堆疊,該多膜層即構成一透明導電膜。 In order to achieve the above object, the method for fabricating a transparent conductive film of the present invention comprises: first coating a substrate with a plating solution, and baking, the plating solution and the baking system are operated at least once for the substrate Forming at least one film on the surface; sintering the substrate until the at least one film layer on the surface of the substrate is cured by heat; etching the substrate with an acid etching solution until the surface of the at least one film layer of the substrate is subjected to the acid The etching solution is eroded and roughened to form a roughening interface; the etching solution remaining on the substrate is washed away by a solvent, and the plating solution is repeatedly coated, baked and sintered to complete the multi-layer on the substrate. In the stacking, the multi-film layer constitutes a transparent conductive film.

為達到前述發明目的,本發明另一種透明導電膜製作方法,係包含:先以一鍍液披覆一基板,並進行烘烤,該鍍液披覆及烘烤係操作至少一次,以於該基板一表面形成至少一膜層;燒結該基板,直至該基板表面的該至少一膜層受熱作用而固化;利用一酸蝕溶液酸蝕該基板,直至該基板該至少一膜層之一表面受到該酸蝕溶液侵蝕而粗化生成一粗化界面;利用一溶劑洗去殘留於該基板上之酸蝕溶 液,並重複操作該鍍液披覆、烘烤、燒結及酸蝕,以在該基板上完成多膜層之堆疊,該多膜層即構成一透明導電膜。 In order to achieve the above object, another transparent conductive film manufacturing method of the present invention comprises: first coating a substrate with a plating solution, and baking, the plating solution and the baking system operation at least once, so as to Forming at least one film layer on a surface of the substrate; sintering the substrate until the at least one film layer on the surface of the substrate is cured by heat; etching the substrate by using an acid etching solution until a surface of the at least one film layer of the substrate is subjected to The acid etching solution is eroded and roughened to form a roughened interface; the solvent is used to wash away the acid residue dissolved on the substrate The liquid is repeatedly subjected to coating, baking, sintering and etching to form a multi-film layer on the substrate, and the multi-film layer constitutes a transparent conductive film.

其中,該酸蝕係控制拉昇速度為100~300 mm/min,並使該基板於該酸蝕溶液中持續浸泡1~30秒。 Wherein, the acid etching system controls the pulling speed to be 100-300 mm/min, and the substrate is continuously immersed in the etching solution for 1 to 30 seconds.

其中,該酸蝕溶液可以選擇為鹽酸、硝酸、硫酸及醋酸所組成之群組,並調整該酸蝕溶液之酸濃度為0.1~10 wt%。 The acid etching solution may be selected from the group consisting of hydrochloric acid, nitric acid, sulfuric acid and acetic acid, and the acid concentration of the acid etching solution is adjusted to be 0.1 to 10 wt%.

其中,該鍍液披覆係控制拉昇速度為100~300 mm/min,以使該鍍液均勻披覆於該基板表面。 Wherein, the plating solution is controlled to have a pulling speed of 100 to 300 mm/min, so that the plating solution is uniformly coated on the surface of the substrate.

其中,該烘烤之方式是為階段式烘乾,且該烘烤溫度為70~150℃及200~350℃。 The baking method is a stage drying, and the baking temperature is 70-150 ° C and 200-350 ° C.

其中,該燒結之溫度係控制為500℃,且持續對該基板燒結2小時。 The temperature of the sintering was controlled to 500 ° C, and the substrate was continuously sintered for 2 hours.

為讓本發明之上述及其他目的、特徵及優點能更明顯易懂,下文特舉本發明之較佳實施例,並配合所附圖式,作詳細說明如下:本發明透明導電膜製作方法係可用於製備各種以膜層堆疊成形之透明導電膜,舉凡如金、銀、鋁…等金屬薄膜;或者如氧化鋅、氧化錫、銦錫氧化物等金屬氧化物半導體薄膜皆可透過本發明所述方法為之。 The above and other objects, features, and advantages of the present invention will become more apparent from the description of the preferred embodiments of the invention. It can be used to prepare various transparent conductive films formed by film layer stacking, such as metal films such as gold, silver, aluminum, etc.; or metal oxide semiconductor films such as zinc oxide, tin oxide, indium tin oxide, etc. can be passed through the present invention. The method is described.

以下,係揭示本發明一較佳實施例,本發明透明導電膜製作方法可以選擇以拉昇鍍膜法、旋轉塗佈法等各種濕式鍍膜法為例,且因應欲成形之透明導電膜的不同型態、 特性,致使本領域技術人員更可視需求選擇調配不同之鍍液,且該鍍液的組成分並非本案主要技術特徵所在,故於此不加以限制亦不再多作贅述。 Hereinafter, a preferred embodiment of the present invention is disclosed. The method for fabricating a transparent conductive film of the present invention can be selected by various wet coating methods such as a lift coating method and a spin coating method, and the transparent conductive film to be formed is different. Type, The characteristics enable the person skilled in the art to select different plating solutions more selectively, and the composition of the plating solution is not the main technical feature of the present invention, and thus will not be further described herein without limitation.

本發明透明導電膜製作方法係進行以下操作:先以一鍍液披覆一基板,並進行烘烤,該鍍液披覆及烘烤係操作至少一次,以於該基板一表面形成至少一膜層。並且,接續將該基板作燒結,直至該基板表面的膜層受熱作用而固化;再利用一酸蝕溶液酸蝕該基板,直至該基板至少一膜層之一表面受到該酸蝕溶液侵蝕而粗化生成一粗化界面。爾後,再利用一溶劑洗去殘留於該基板之酸蝕溶液,並重複操作該鍍液披覆及烘烤至少一次,最後將該基板再次進行燒結,以於該基板上完成多膜層之堆疊,進而由該多膜層構成一透明導電膜。 The transparent conductive film manufacturing method of the present invention performs the following steps: first coating a substrate with a plating solution, and baking, the plating solution and the baking system are operated at least once to form at least one film on one surface of the substrate. Floor. And continuing to sinter the substrate until the film layer on the surface of the substrate is cured by heat; and etching the substrate by using an acid etching solution until one surface of at least one film layer of the substrate is eroded by the etching solution Generate a rough interface. Then, a solvent is used to wash away the etching solution remaining on the substrate, and the plating solution is repeatedly coated and baked at least once, and finally the substrate is sintered again to complete stacking of the multi-layer on the substrate. Further, a transparent conductive film is formed from the multi-film layer.

詳言之,該鍍液披覆係以拉昇鍍膜法為例,係選擇將該基板浸入該鍍液中,待該鍍液均勻佈滿於該基板表面後拉起基板,使多餘的鍍液因環境重力因素而滴除,並接續予以烘乾後,便可致使該鍍液緊密貼附於該基板表面,進而形成一膜層。至此,本領域技術人員可視需求選擇重複該步驟,以於該基板堆疊出所需的基本膜層數後,再接續將成形有至少一膜層之基板作燒結,直至該基板表面的膜層受熱作用而固化。 In detail, the plating solution is exemplified by the pull-up coating method, and the substrate is selected to be immersed in the plating solution, and the plating solution is evenly spread on the surface of the substrate, and then the substrate is pulled up to make excess plating solution. After being dripped by the environmental gravity factor and continuously dried, the plating solution can be closely attached to the surface of the substrate to form a film layer. At this point, the person skilled in the art can choose to repeat the step according to the requirement, after the substrate is stacked with the required number of basic film layers, and then the substrate formed with at least one film layer is successively sintered until the film layer on the surface of the substrate is heated. Cured by action.

舉例而言,該鍍液披覆係可以選擇控制拉昇速度為100~300 mm/min,以使該鍍液均勻披覆於該基板表面,並透過70~150℃及200~350℃階段式烘乾成形膜層,視情況反覆進行達2、3、4…等基本膜層數後,再以500℃高溫對 該基板熱燒結持續約2小時,致使該基板上的多層膜層一同受熱作用而固化。如此,不僅可省去該基板上每一膜層皆需經過高溫熱燒結所耗費之成本及時間,更可在符合經濟考量之情況進行後續之酸蝕,進而增進製作便利性。 For example, the plating solution can selectively control the pulling speed to 100-300 mm/min, so that the plating solution is evenly coated on the surface of the substrate, and is passed through a stage of 70-150 ° C and 200-350 ° C. Dry the formed film layer, and repeat the number of basic film layers up to 2, 3, 4, etc., as appropriate, and then heat at 500 °C. The substrate is thermally sintered for about 2 hours, causing the multilayer film layer on the substrate to be cured by heat. In this way, not only the cost and time required for each high temperature thermal sintering of each film layer on the substrate can be omitted, but also the subsequent acid etching can be carried out in consideration of economic considerations, thereby improving the convenience of production.

承上,該酸蝕係將該基板浸泡於該酸蝕溶液中,使得經燒結而固化後之膜層碰觸該酸蝕溶液時,多半會因該酸蝕溶液所具有的高侵蝕性,而導致該膜層與該酸蝕溶液的接觸表面受氧化侵蝕,以致該膜層表面佈滿侵蝕痕跡而演變為凹凸不平整之粗糙面,即稱之為粗化界面。同時,亦可透過在酸蝕過程中一併洗去附著於膜層上之燒結污物,以增進膜層間相互堆疊之契合度。其中,該酸蝕溶液可以選擇為鹽酸、硝酸、硫酸、醋酸等各式酸性液,或者亦可以選擇由以上任二種、三種、...酸性液混調而成,並調整該酸蝕溶液之酸濃度為0.1~10 wt%,以使該酸蝕溶液具有較佳酸蝕效果為原則。 The acid etching system soaks the substrate in the etching solution, so that when the cured and cured film layer touches the etching solution, the etching solution is likely to be highly aggressive due to the etching solution. The contact surface of the film layer and the etching solution is eroded by oxidation, so that the surface of the film layer is covered with erosion marks and evolves into a rough surface of unevenness, which is called a roughening interface. At the same time, the sintered dirt attached to the film layer can be washed away in the acid etching process to improve the fit of the film layers to each other. Wherein, the acid etching solution may be selected from various acidic liquids such as hydrochloric acid, nitric acid, sulfuric acid, acetic acid, or the like, or may be selected from any two, three, ... acidic liquids mixed, and the acid etching solution is adjusted. The acid concentration is 0.1 to 10 wt%, so that the acid etching solution has a better acid etching effect.

舉例而言,該酸蝕係同樣控制拉昇速度為100~300 mm/min,以使該基板浸泡於該酸蝕溶液中持續約1~30秒,較佳係維持10~20秒的酸蝕作用,直至該基板最上層之膜層逐漸因酸蝕而佈滿凹凸不整之粗化痕跡後,方可於其表面生成較為勻稱之粗化界面。 For example, the acid etching system also controls the pulling speed to be 100-300 mm/min, so that the substrate is immersed in the etching solution for about 1 to 30 seconds, preferably for 10 to 20 seconds. The effect is that until the film layer of the uppermost layer of the substrate is gradually covered with rough and irregular rough marks due to acid etching, a relatively uniform roughening interface can be formed on the surface.

如此一來,便能選擇利用一溶劑洗去殘留於該基板上之酸蝕溶液,以視情況再次操作該鍍液披覆及烘烤之過程,直至完成所欲於該基板上成形之膜層總數,即能獲得一透明導電膜。再詳言之,當以水作為溶劑洗去殘留於該基板表面之酸蝕溶液後,勢必要重複操作該鍍液披覆及烘 烤之過程至少一次,而致使該鍍液能夠緊密契合於該粗化界面,再將該基板再次進行燒結,以由多膜層的堆疊構成該透明導電膜。即本領域技術人員可視需求選擇再次操作該鍍液披覆及烘烤之過程至少一次,以於該粗化界再覆蓋至少一膜層,並於該基板上完成所需堆疊之總膜層數後,方能透過燒結以固化完成該透明導電膜之製作。 In this way, the solvent etching solution remaining on the substrate can be selected by using a solvent to re-operate the plating solution and baking process as needed until the desired film layer is formed on the substrate. In total, a transparent conductive film can be obtained. In detail, after washing the acid etching solution remaining on the surface of the substrate with water as a solvent, it is necessary to repeatedly operate the plating solution and bake. The baking process is performed at least once, so that the plating solution can closely conform to the roughening interface, and the substrate is sintered again to form the transparent conductive film by stacking of the multi-film layers. That is, the person skilled in the art can select, at least once, the process of coating and baking the plating solution at least once, so as to cover at least one film layer in the roughening boundary, and complete the total number of layers of the desired stack on the substrate. After that, the production of the transparent conductive film can be completed by sintering to cure.

更甚者,在如前述反覆進行膜層堆疊的過程,仍可視需求選擇再次利用該酸蝕溶液粗化該膜層表面,以在不只一層之膜層上形成粗化界面;換言之,本發明亦可依序經鍍液披覆、烘烤、燒結及酸蝕等步驟製作成多膜層,以在任二相鄰膜層間皆形成有一粗化界面,並在最後一次鍍液披覆、烘烤及燒結後完成該透明導電膜,以由粗化界面增進各膜層間的相接契合度。如此一來,當後續再堆疊膜層時,能使該鍍液反覆填滿不同膜層之粗化界面,以增進該鍍液與膜層表面的接觸面積,進而致使任二相鄰膜層間的界面契合效果達到最大之提升。 Moreover, in the process of repeatedly performing the film layer stacking as described above, it is still possible to selectively use the acid etching solution to roughen the surface of the film layer as needed to form a roughened interface on the film layer of more than one layer; in other words, the present invention also The film may be sequentially formed by coating, baking, sintering and etching to form a multi-layer layer, so as to form a rough interface between any two adjacent layers, and to be coated and baked in the last plating solution. After the sintering, the transparent conductive film is completed to enhance the degree of adhesion between the respective film layers by the roughening interface. In this way, when the film layer is subsequently stacked, the plating solution can be filled to fill the roughening interface of different film layers to increase the contact area between the plating solution and the surface of the film layer, thereby causing any two adjacent film layers. The interface fit effect is maximized.

以上乃於相同技術概念之下,為符合作業之需求而改變其操作順序,故可以為該領域具有通常知識者所理解,並在前述的基礎下加以施作完成。 The above is under the same technical concept, and the order of operation is changed to meet the needs of the work, so it can be understood by those having ordinary knowledge in the field, and is implemented on the basis of the foregoing.

以下,以氧化鋅膜為例,該氧化鋅膜係由6層膜層所構成,且對第3層之膜層表面作不同時間之酸蝕,以致使第3及4層的膜層間存有粗化界面。就此比較該氧化鋅膜之片電阻值、透光度及膜厚的差異,詳見如表一、二及三。 Hereinafter, taking a zinc oxide film as an example, the zinc oxide film is composed of six film layers, and the surface of the film layer of the third layer is subjected to acid etching for different time, so that the film layers of the third and fourth layers are present. Thicken the interface. In this regard, the difference in sheet resistance, transmittance, and film thickness of the zinc oxide film is compared, as shown in Tables 1, 2, and 3.

以上,如表一所示,當氧化鋅膜持續受酸蝕溶液酸蝕約10~20秒之後,該氧化鋅膜明顯具有較低之片電阻值,而達到有效降低電阻率之功效;但當酸蝕時間逐漸延長至30秒,甚至超過30秒時,該氧化鋅膜的片電阻值明顯升高且亦相對造成標準差之增大。另如表二所示,氧化鋅膜 的透光度會因受到該酸蝕溶液之侵蝕而明顯提昇,但並不會因酸蝕時間的長短而造成透光率之差異。再如表三所示,氧化鋅膜的厚度亦明顯在酸蝕持續10~30秒之下,逐漸因其表面受到酸蝕而產生薄化現象。 Above, as shown in Table 1, when the zinc oxide film is continuously acid-etched by the acid etching solution for about 10 to 20 seconds, the zinc oxide film obviously has a lower sheet resistance value, and the effect of effectively reducing the resistivity is achieved; When the etching time is gradually extended to 30 seconds, and even more than 30 seconds, the sheet resistance of the zinc oxide film is significantly increased and the standard deviation is relatively increased. As shown in Table 2, zinc oxide film The transmittance will be significantly improved by the erosion of the acid etching solution, but the difference in light transmittance will not be caused by the length of the etching time. As shown in Table 3, the thickness of the zinc oxide film is also apparently under the acid etching for 10 to 30 seconds, and the surface is gradually thinned due to acid etching.

當以掃描式電子顯微鏡(Scanning electron microscopy,SEM)觀察該氧化鋅膜時,如第1A~1D圖〔1A:酸蝕時間0秒;1B:酸蝕時間10秒;1C:酸蝕時間20秒;1D:酸蝕時間30秒〕所示,隨酸蝕時間的增加,原本顯現於第1A圖之膜層平滑面係明顯在經10~30秒的酸蝕後,即刻如第1B~1D圖所示轉變為粗糙之粗化表面。且配合第2A~2D圖〔2A:酸蝕時間0秒,厚度為1700.6 nm;2B:酸蝕時間10秒,厚度為1630 nm;2C:酸蝕時間20秒,厚度為1541.6 nm;2D:酸蝕時間30秒,厚度為1499.3 nm〕所示,隨酸蝕時間增加為10~30秒時,因該粗化界面的存在而使相鄰二膜層間顯然具有更為契合之堆疊,以致在第1B~1D圖中沒有再看見如第2A圖所示之相對疊層痕跡。 When the zinc oxide film was observed by Scanning electron microscopy (SEM), as shown in Fig. 1A to 1D [1A: etching time 0 seconds; 1B: etching time 10 seconds; 1C: etching time 20 seconds) ; 1D: acid etching time 30 seconds], as the etching time increases, the smooth surface of the film originally appeared in Figure 1A is obviously after the acid etching of 10~30 seconds, immediately as the 1B~1D The transition shown is a rough roughened surface. And with the 2A~2D diagram [2A: acid etching time 0 seconds, thickness 1700.6 nm; 2B: acid etching time 10 seconds, thickness 1630 nm; 2C: acid etching time 20 seconds, thickness 1541.6 nm; 2D: acid The etch time is 30 seconds and the thickness is 1499.3 nm. When the etching time is increased to 10~30 seconds, the existence of the roughening interface makes the adjacent two layers have a more suitable stack, so that The relative lamination traces as shown in Fig. 2A are not seen again in the 1B~1D diagram.

綜上所述,本發明透明導電膜製作方法之主要特徵在於:藉由該酸蝕溶液所具有的高侵蝕性,係能使該膜層與酸蝕溶液之接觸表面受氧化侵蝕,而於該膜層表面佈滿侵蝕痕跡,更進一步演變為凹凸不平整之粗糙面。如此一來,透過粗糙後之粗化界面係能夠增進膜與膜相接時之接觸面積,以迫使多層膜層間具有更佳之界面契合度,達到降低電阻率並提升其導電性及透光性之功效。 In summary, the main feature of the method for fabricating the transparent conductive film of the present invention is that the high etching property of the acid etching solution enables the contact surface of the film layer and the etching solution to be oxidized and eroded. The surface of the film is covered with erosion marks, and further evolves into a rough surface with irregularities. In this way, the coarsened interface through the roughening can enhance the contact area when the film is in contact with the film, so as to force a better interface fit between the multiple layers, thereby lowering the resistivity and improving its conductivity and light transmittance. efficacy.

雖然本發明已利用上述較佳實施例揭示,然其並非用以限定本發明,任何熟習此技藝者在不脫離本發明之精神 和範圍之內,相對上述實施例進行各種更動與修改仍屬本發明所保護之技術範疇,因此本發明之保護範圍當視後附之申請專利範圍所界定者為準。 Although the present invention has been disclosed in the above preferred embodiments, it is not intended to limit the invention, and those skilled in the art can The scope of the present invention is to be construed as being limited by the scope of the appended claims.

第1A~1D圖:氧化鋅膜表面之掃描式電子顯微鏡照片。 1A~1D: Scanning electron micrograph of the surface of the zinc oxide film.

第2A~2D圖:氧化鋅膜橫截面之掃描式電子顯微鏡照片。 2A~2D: Scanning electron micrograph of the cross section of the zinc oxide film.

Claims (7)

一種透明導電膜製作方法,係包含:先以一鍍液披覆一基板,並進行烘烤,該鍍液披覆及烘烤係操作至少一次,以於該基板一表面形成至少一膜層;燒結該基板,直至該基板表面的該至少一膜層受熱作用而固化;利用一酸蝕溶液酸蝕該基板,直至該基板該至少一膜層之一表面受到該酸蝕溶液侵蝕而粗化生成一粗化界面;利用一溶劑洗去殘留於該基板上之酸蝕溶液,並重複操作該鍍液披覆、烘烤及燒結,以在該基板上完成多膜層之堆疊,該多膜層即構成一透明導電膜。 A method for fabricating a transparent conductive film, comprising: first coating a substrate with a plating solution, and baking, the plating coating and baking operation at least once to form at least one film layer on a surface of the substrate; Sintering the substrate until the at least one film layer on the surface of the substrate is cured by heat; etching the substrate with an acid etching solution until a surface of the at least one film layer of the substrate is etched by the etching solution to be coarsened a roughening interface; the acid etching solution remaining on the substrate is washed away by a solvent, and the plating solution is repeatedly coated, baked and sintered to complete stacking of the multi-film layer on the substrate, the multi-film layer That is, a transparent conductive film is formed. 一種透明導電膜製作方法,係包含:先以一鍍液披覆一基板,並進行烘烤,該鍍液披覆及烘烤係操作至少一次,以於該基板一表面形成至少一膜層;燒結該基板,直至該基板表面的該至少一膜層受熱作用而固化;利用一酸蝕溶液酸蝕該基板,直至該基板該至少一膜層之一表面受到該酸蝕溶液侵蝕而粗化生成一粗化界面;利用一溶劑洗去殘留於該基板上之酸蝕溶液,並重複操作該鍍液披覆、烘烤、燒結及酸蝕,以在該基板上完成多膜層之堆疊,該多膜層即構成一透明導電膜。 A method for fabricating a transparent conductive film, comprising: first coating a substrate with a plating solution, and baking, the plating coating and baking operation at least once to form at least one film layer on a surface of the substrate; Sintering the substrate until the at least one film layer on the surface of the substrate is cured by heat; etching the substrate with an acid etching solution until a surface of the at least one film layer of the substrate is etched by the etching solution to be coarsened a roughening interface; the acid etching solution remaining on the substrate is washed away by a solvent, and the plating solution is repeatedly coated, baked, sintered, and etched to complete stacking of the multi-film layer on the substrate. The multi-film layer constitutes a transparent conductive film. 如申請專利範圍第1或2項所述之透明導電膜製作方 法,其中,該酸蝕係控制拉昇速度為100~300 mm/min,並使該基板於該酸蝕溶液中持續浸泡1~30秒。 The transparent conductive film manufacturer as described in claim 1 or 2 The method wherein the acid etching system controls the pulling speed to be 100 to 300 mm/min, and the substrate is continuously immersed in the etching solution for 1 to 30 seconds. 如申請專利範圍第1或2項所述之透明導電膜製作方法,其中,該酸蝕溶液可以選擇由為鹽酸、硝酸、硫酸及醋酸所組成之群組,並調整該酸蝕溶液之酸濃度為0.1~10 wt%。 The method for producing a transparent conductive film according to claim 1 or 2, wherein the acid etching solution is selected from the group consisting of hydrochloric acid, nitric acid, sulfuric acid and acetic acid, and the acid concentration of the etching solution is adjusted. It is 0.1~10 wt%. 如申請專利範圍第1或2項所述之透明導電膜製作方法,其中,該鍍液披覆係控制拉昇速度為100~300 mm/min,以使該鍍液均勻披覆於該基板表面。 The method for fabricating a transparent conductive film according to claim 1 or 2, wherein the plating solution is controlled to have a pulling speed of 100 to 300 mm/min, so that the plating solution is uniformly coated on the surface of the substrate. . 如申請專利範圍第1或2項所述之透明導電膜製作方法,其中,該烘烤係為階段式烘乾,且烘烤溫度為70~150℃及200~350℃。 The method for producing a transparent conductive film according to claim 1 or 2, wherein the baking is a stage drying, and the baking temperature is 70 to 150 ° C and 200 to 350 ° C. 如申請專利範圍第1或2項所述之透明導電膜製作方法,其中,該燒結係於500℃之溫度下進行,且持續對該基板燒結2小時。 The method for producing a transparent conductive film according to claim 1 or 2, wherein the sintering is performed at a temperature of 500 ° C, and the substrate is continuously sintered for 2 hours.
TW101130998A 2012-08-27 2012-08-27 Manufacturing method of transparent electric conduction film TW201409490A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW101130998A TW201409490A (en) 2012-08-27 2012-08-27 Manufacturing method of transparent electric conduction film

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW101130998A TW201409490A (en) 2012-08-27 2012-08-27 Manufacturing method of transparent electric conduction film

Publications (1)

Publication Number Publication Date
TW201409490A true TW201409490A (en) 2014-03-01

Family

ID=50820463

Family Applications (1)

Application Number Title Priority Date Filing Date
TW101130998A TW201409490A (en) 2012-08-27 2012-08-27 Manufacturing method of transparent electric conduction film

Country Status (1)

Country Link
TW (1) TW201409490A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113325965A (en) * 2020-02-28 2021-08-31 宸美(厦门)光电有限公司 Electrode, method for manufacturing electrode and device thereof

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113325965A (en) * 2020-02-28 2021-08-31 宸美(厦门)光电有限公司 Electrode, method for manufacturing electrode and device thereof

Similar Documents

Publication Publication Date Title
CN102922828B (en) Composite board of copper-foil-bonded ceramic substrate and preparation method of composite board
JP2013001009A5 (en)
JP2009277788A5 (en)
TWI606152B (en) Ultra-thin copper foil with carrier, and copper-clad laminate, printed circuit board, and coreless substrate made using the ultra-thin copper foil with carrier
JP2010067887A5 (en)
JP6546526B2 (en) Patent application title: Copper foil with carrier, laminate for coreless support, coreless support with wiring layer, and method for producing printed wiring board
CN113026019B (en) Silver thin film etching liquid composition, etching method and metal pattern forming method
JP2010232304A (en) Thin film capacitor and method of manufacturing the same
JP2016509359A (en) OLED conductive support, OLED incorporating the same, and production thereof
WO2014034112A1 (en) Exfoliable copper foil attached substrate and circuit board producing method
CN107765511A (en) The graphic method of graphene and nano silver wire compound transparent electricity conductive film
JP2014096581A (en) Circuit board and method for manufacturing the same
TW201409490A (en) Manufacturing method of transparent electric conduction film
JP2013536977A (en) Support for organic light emitting diode device, organic light emitting diode device, and method for manufacturing the same
JP2011109056A (en) Method of manufacturing ceramic substrate
KR20140075502A (en) Method of preparation of complex electrode with multi layered structure
TW201143569A (en) Manufacturing method of metal ceramics multi-layer circuit heat-dissipation substrate
TWI663291B (en) Etchant composition for silver nanowires
WO2010116976A1 (en) Two-layer-copper-clad laminate and process for producing same
JP2017514279A5 (en)
JP2016127224A5 (en)
TW201605095A (en) Transparent supported electrode for an OLED
WO2023103181A1 (en) Preparation method for low-voltage electrode foil having good bending fatigue strength
JP6087046B2 (en) Thin film element transfer method and circuit board manufacturing method
KR101366838B1 (en) In-line sputtering system