TW200912733A - Memory controller read queue dynamic optimization of command selection - Google Patents

Memory controller read queue dynamic optimization of command selection Download PDF

Info

Publication number
TW200912733A
TW200912733A TW97125769A TW97125769A TW200912733A TW 200912733 A TW200912733 A TW 200912733A TW 97125769 A TW97125769 A TW 97125769A TW 97125769 A TW97125769 A TW 97125769A TW 200912733 A TW200912733 A TW 200912733A
Authority
TW
Taiwan
Prior art keywords
memory
request
access mode
threshold
read
Prior art date
Application number
TW97125769A
Other languages
English (en)
Chinese (zh)
Inventor
Brian David Allison
Wayne Barrett
Joseph Allen Kirscht
Elizabeth A Mcglone
Brian T Vanderpool
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US11/775,459 external-priority patent/US7761669B2/en
Priority claimed from US11/775,411 external-priority patent/US20090019238A1/en
Application filed by Ibm filed Critical Ibm
Publication of TW200912733A publication Critical patent/TW200912733A/zh

Links

Landscapes

  • Memory System (AREA)
TW97125769A 2007-07-10 2008-07-08 Memory controller read queue dynamic optimization of command selection TW200912733A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/775,459 US7761669B2 (en) 2007-07-10 2007-07-10 Memory controller granular read queue dynamic optimization of command selection
US11/775,411 US20090019238A1 (en) 2007-07-10 2007-07-10 Memory Controller Read Queue Dynamic Optimization of Command Selection

Publications (1)

Publication Number Publication Date
TW200912733A true TW200912733A (en) 2009-03-16

Family

ID=40360427

Family Applications (1)

Application Number Title Priority Date Filing Date
TW97125769A TW200912733A (en) 2007-07-10 2008-07-08 Memory controller read queue dynamic optimization of command selection

Country Status (2)

Country Link
JP (1) JP5340658B2 (ja)
TW (1) TW200912733A (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI421695B (zh) * 2009-03-20 2014-01-01 Qualcomm Inc 記憶體存取控制器，系統，及用於最佳化記憶體存取時間之方法

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8055816B2 (en) 2009-04-09 2011-11-08 Micron Technology, Inc. Memory controllers, memory systems, solid state drives and methods for processing a number of commands
US8688880B2 (en) * 2010-06-23 2014-04-01 International Business Machines Corporation Centralized serialization of requests in a multiprocessor system
JP6210742B2 (ja) * 2013-06-10 2017-10-11 オリンパス株式会社 データ処理装置およびデータ転送制御装置
JP6210743B2 (ja) * 2013-06-10 2017-10-11 オリンパス株式会社 データ処理装置およびデータ転送制御装置
CN113590563B (zh) * 2021-07-28 2024-09-17 深圳Tcl新技术有限公司 一种数据请求方法、系统及存储介质和服务器

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6799257B2 (en) * 2002-02-21 2004-09-28 Intel Corporation Method and apparatus to control memory accesses
US7650481B2 (en) * 2004-11-24 2010-01-19 Qualcomm Incorporated Dynamic control of memory access speed

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI421695B (zh) * 2009-03-20 2014-01-01 Qualcomm Inc 記憶體存取控制器，系統，及用於最佳化記憶體存取時間之方法

Also Published As

Publication number Publication date
JP2009020883A (ja) 2009-01-29
JP5340658B2 (ja) 2013-11-13

Similar Documents

Publication Publication Date Title
US8996824B2 (en) Memory reorder queue biasing preceding high latency operations
US7281110B1 (en) Random access memory controller with out of order execution
US7218566B1 (en) Power management of memory via wake/sleep cycles
TW200912733A (en) Memory controller read queue dynamic optimization of command selection
TWI498918B (zh) 存取緩衝器
EP1846831B1 (en) Flow control method to improve data transfer via a switch matrix
US8572322B2 (en) Asynchronously scheduling memory access requests
EP2625618B1 (en) Memory controllers, systems, and methods for applying page management policies based on stream transaction information
TW201234188A (en) Memory access device for memory sharing among multiple processors and access method for the same
US20240054082A1 (en) Memory module threading with staggered data transfers
US20120124251A1 (en) Hierarchical buffer system enabling precise data delivery through an asynchronous boundary
US6721229B1 (en) Method and apparatus for using SDRAM to read and write data without latency
CN102834816A (zh) 用以减少存取等待时间的总线仲裁技术
US20140052936A1 (en) Memory queue handling techniques for reducing impact of high-latency memory operations
CN105190561A (zh) 双主机嵌入式共享装置控制器
US20020071321A1 (en) System and method of maintaining high bandwidth requirement of a data pipe from low bandwidth memories
US20090019238A1 (en) Memory Controller Read Queue Dynamic Optimization of Command Selection
TWI223153B (en) Memory control for multiple read requests
US7669028B2 (en) Optimizing data bandwidth across a variable asynchronous clock domain
US20040030849A1 (en) Independent sequencers in a DRAM control structure
US9620215B2 (en) Efficiently accessing shared memory by scheduling multiple access requests transferable in bank interleave mode and continuous mode
CN105224258B (zh) 一种数据缓冲区的复用方法与系统
US11194382B2 (en) Speculative exit from power down mode of a dynamic random access memory rank
CN117111719A (zh) 频率调整方法、gddr内存系统、soc及电子设备
EP2526493B1 (en) Adaptively time-multiplexing memory references from multiple processor cores