TW200811704A - Full adder of complementary type carry logic voltage compensator - Google Patents

Full adder of complementary type carry logic voltage compensator Download PDF

Info

Publication number
TW200811704A
TW200811704A TW95132085A TW95132085A TW200811704A TW 200811704 A TW200811704 A TW 200811704A TW 95132085 A TW95132085 A TW 95132085A TW 95132085 A TW95132085 A TW 95132085A TW 200811704 A TW200811704 A TW 200811704A
Authority
TW
Taiwan
Prior art keywords
signal
multiplexer
carry
input
inverter
Prior art date
Application number
TW95132085A
Other versions
TWI317903B (en
Inventor
Jin-Fa Lin
Yin-Tsung Hwang
Ming-Hwa Sheu
Zheng-Zhe He
Original Assignee
Univ Nat Yunlin Sci & Tech
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Univ Nat Yunlin Sci & Tech filed Critical Univ Nat Yunlin Sci & Tech
Priority to TW95132085A priority Critical patent/TWI317903B/zh
Publication of TW200811704A publication Critical patent/TW200811704A/en
Application granted granted Critical
Publication of TWI317903B publication Critical patent/TWI317903B/zh

Links

Abstract

A full adder of complementary type carry logic voltage compensator is disclosed. The present invention has a first multiplexer having two input ends connected individually with carry input and carry inverse input, and an addend signal connected with a selection signal, a first inverter having an input end connected with output signal of the first multiplexer. A second multiplexer having two input ends to be inputted with the addend and a summand, and the output signal of the first inverter is used as a selection signal and the output end of the second multiplexer produces a carry signal, the input end of the second inverter is connected with the output signal of the second multiplexer to produce a carry inverse signal. A third multiplexer having two input ends being inputted individually from the addend and the carry inverse signal, and the output signal of the first inverter being the selection signal, the output end of the third multiplexer produces a summation signal.
TW95132085A 2006-08-31 2006-08-31 TWI317903B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW95132085A TWI317903B (en) 2006-08-31 2006-08-31

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW95132085A TWI317903B (en) 2006-08-31 2006-08-31

Publications (2)

Publication Number Publication Date
TW200811704A true TW200811704A (en) 2008-03-01
TWI317903B TWI317903B (en) 2009-12-01

Family

ID=44767808

Family Applications (1)

Application Number Title Priority Date Filing Date
TW95132085A TWI317903B (en) 2006-08-31 2006-08-31

Country Status (1)

Country Link
TW (1) TWI317903B (en)

Cited By (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9202779B2 (en) 2008-01-31 2015-12-01 Tela Innovations, Inc. Enforcement of semiconductor structure regularity for localized transistors and interconnect
TWI510941B (en) * 2009-04-30 2015-12-01 Tela Innovations Inc Circuitry and layouts for xor and xnor logic
US9208279B2 (en) 2008-03-13 2015-12-08 Tela Innovations, Inc. Semiconductor chip including digital logic circuit including linear-shaped conductive structures having electrical connection areas located within inner region between transistors of different type and associated methods
US9230910B2 (en) 2006-03-09 2016-01-05 Tela Innovations, Inc. Oversized contacts and vias in layout defined by linearly constrained topology
US9240413B2 (en) 2006-03-09 2016-01-19 Tela Innovations, Inc. Methods, structures, and designs for self-aligning local interconnects used in integrated circuits
US9269702B2 (en) 2009-10-13 2016-02-23 Tela Innovations, Inc. Methods for cell boundary encroachment and layouts implementing the same
US9281371B2 (en) 2007-12-13 2016-03-08 Tela Innovations, Inc. Super-self-aligned contacts and method for making the same
US9336344B2 (en) 2006-03-09 2016-05-10 Tela Innovations, Inc. Coarse grid design methods and structures
US9390215B2 (en) 2008-03-27 2016-07-12 Tela Innovations, Inc. Methods for multi-wire routing and apparatus implementing same
US9424387B2 (en) 2007-03-07 2016-08-23 Tela Innovations, Inc. Methods for cell phasing and placement in dynamic array architecture and implementation of the same
US9425273B2 (en) 2006-03-09 2016-08-23 Tela Innovations, Inc. Semiconductor chip including integrated circuit including at least five gate level conductive structures having particular spatial and electrical relationship and method for manufacturing the same
US9563733B2 (en) 2009-05-06 2017-02-07 Tela Innovations, Inc. Cell circuit and layout with linear finfet structures
US9589091B2 (en) 2006-03-09 2017-03-07 Tela Innovations, Inc. Scalable meta-data objects
US9595515B2 (en) 2007-03-07 2017-03-14 Tela Innovations, Inc. Semiconductor chip including integrated circuit defined within dynamic array section
US9633987B2 (en) 2007-03-05 2017-04-25 Tela Innovations, Inc. Integrated circuit cell library for multiple patterning
US9704845B2 (en) 2010-11-12 2017-07-11 Tela Innovations, Inc. Methods for linewidth modification and apparatus implementing the same
US9754878B2 (en) 2006-03-09 2017-09-05 Tela Innovations, Inc. Semiconductor chip including a chip level based on a layout that includes both regular and irregular wires

Cited By (44)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10230377B2 (en) 2006-03-09 2019-03-12 Tela Innovations, Inc. Circuitry and layouts for XOR and XNOR logic
US10217763B2 (en) 2006-03-09 2019-02-26 Tela Innovations, Inc. Semiconductor chip having region including gate electrode features of rectangular shape on gate horizontal grid and first-metal structures of rectangular shape on at least eight first-metal gridlines of first-metal vertical grid
US10186523B2 (en) 2006-03-09 2019-01-22 Tela Innovations, Inc. Semiconductor chip having region including gate electrode features formed in part from rectangular layout shapes on gate horizontal grid and first-metal structures formed in part from rectangular layout shapes on at least eight first-metal gridlines of first-metal vertical grid
US10141335B2 (en) 2006-03-09 2018-11-27 Tela Innovations, Inc. Semiconductor CIP including region having rectangular-shaped gate structures and first metal structures
US9230910B2 (en) 2006-03-09 2016-01-05 Tela Innovations, Inc. Oversized contacts and vias in layout defined by linearly constrained topology
US9240413B2 (en) 2006-03-09 2016-01-19 Tela Innovations, Inc. Methods, structures, and designs for self-aligning local interconnects used in integrated circuits
US10141334B2 (en) 2006-03-09 2018-11-27 Tela Innovations, Inc. Semiconductor chip including region having rectangular-shaped gate structures and first-metal structures
US9673825B2 (en) 2006-03-09 2017-06-06 Tela Innovations, Inc. Circuitry and layouts for XOR and XNOR logic
US9917056B2 (en) 2006-03-09 2018-03-13 Tela Innovations, Inc. Coarse grid design methods and structures
US9336344B2 (en) 2006-03-09 2016-05-10 Tela Innovations, Inc. Coarse grid design methods and structures
US9905576B2 (en) 2006-03-09 2018-02-27 Tela Innovations, Inc. Semiconductor chip including region having rectangular-shaped gate structures and first metal structures
US9859277B2 (en) 2006-03-09 2018-01-02 Tela Innovations, Inc. Methods, structures, and designs for self-aligning local interconnects used in integrated circuits
US9425273B2 (en) 2006-03-09 2016-08-23 Tela Innovations, Inc. Semiconductor chip including integrated circuit including at least five gate level conductive structures having particular spatial and electrical relationship and method for manufacturing the same
US9425272B2 (en) 2006-03-09 2016-08-23 Tela Innovations, Inc. Semiconductor chip including integrated circuit including four transistors of first transistor type and four transistors of second transistor type with electrical connections between various transistors and methods for manufacturing the same
US9425145B2 (en) 2006-03-09 2016-08-23 Tela Innovations, Inc. Oversized contacts and vias in layout defined by linearly constrained topology
US9443947B2 (en) 2006-03-09 2016-09-13 Tela Innovations, Inc. Semiconductor chip including region having integrated circuit transistor gate electrodes formed by various conductive structures of specified shape and position and method for manufacturing the same
US9741719B2 (en) 2006-03-09 2017-08-22 Tela Innovations, Inc. Methods, structures, and designs for self-aligning local interconnects used in integrated circuits
US9754878B2 (en) 2006-03-09 2017-09-05 Tela Innovations, Inc. Semiconductor chip including a chip level based on a layout that includes both regular and irregular wires
US9711495B2 (en) 2006-03-09 2017-07-18 Tela Innovations, Inc. Oversized contacts and vias in layout defined by linearly constrained topology
US9589091B2 (en) 2006-03-09 2017-03-07 Tela Innovations, Inc. Scalable meta-data objects
US10074640B2 (en) 2007-03-05 2018-09-11 Tela Innovations, Inc. Integrated circuit cell library for multiple patterning
US9633987B2 (en) 2007-03-05 2017-04-25 Tela Innovations, Inc. Integrated circuit cell library for multiple patterning
US9424387B2 (en) 2007-03-07 2016-08-23 Tela Innovations, Inc. Methods for cell phasing and placement in dynamic array architecture and implementation of the same
US9910950B2 (en) 2007-03-07 2018-03-06 Tela Innovations, Inc. Methods for cell phasing and placement in dynamic array architecture and implementation of the same
US9595515B2 (en) 2007-03-07 2017-03-14 Tela Innovations, Inc. Semiconductor chip including integrated circuit defined within dynamic array section
US9818747B2 (en) 2007-12-13 2017-11-14 Tela Innovations, Inc. Super-self-aligned contacts and method for making the same
US9281371B2 (en) 2007-12-13 2016-03-08 Tela Innovations, Inc. Super-self-aligned contacts and method for making the same
US9530734B2 (en) 2008-01-31 2016-12-27 Tela Innovations, Inc. Enforcement of semiconductor structure regularity for localized transistors and interconnect
US9202779B2 (en) 2008-01-31 2015-12-01 Tela Innovations, Inc. Enforcement of semiconductor structure regularity for localized transistors and interconnect
US10020321B2 (en) 2008-03-13 2018-07-10 Tela Innovations, Inc. Cross-coupled transistor circuit defined on two gate electrode tracks
US9208279B2 (en) 2008-03-13 2015-12-08 Tela Innovations, Inc. Semiconductor chip including digital logic circuit including linear-shaped conductive structures having electrical connection areas located within inner region between transistors of different type and associated methods
US9871056B2 (en) 2008-03-13 2018-01-16 Tela Innovations, Inc. Semiconductor chip including integrated circuit having cross-coupled transistor configuration and method for manufacturing the same
US9213792B2 (en) 2008-03-13 2015-12-15 Tela Innovations, Inc. Semiconductor chip including digital logic circuit including at least six transistors with some transistors forming cross-coupled transistor configuration and associated methods
US9245081B2 (en) 2008-03-13 2016-01-26 Tela Innovations, Inc. Semiconductor chip including digital logic circuit including at least nine linear-shaped conductive structures collectively forming gate electrodes of at least six transistors with some transistors forming cross-coupled transistor configuration and associated methods
US9536899B2 (en) 2008-03-13 2017-01-03 Tela Innovations, Inc. Semiconductor chip including integrated circuit having cross-coupled transistor configuration and method for manufacturing the same
US9779200B2 (en) 2008-03-27 2017-10-03 Tela Innovations, Inc. Methods for multi-wire routing and apparatus implementing same
US9390215B2 (en) 2008-03-27 2016-07-12 Tela Innovations, Inc. Methods for multi-wire routing and apparatus implementing same
TWI621959B (en) * 2009-04-30 2018-04-21 Tela Innovations Inc Circuitry for xor logic
TWI510941B (en) * 2009-04-30 2015-12-01 Tela Innovations Inc Circuitry and layouts for xor and xnor logic
TWI644226B (en) * 2009-04-30 2018-12-11 美商泰拉創新股份有限公司 Xor logic circuit
US9563733B2 (en) 2009-05-06 2017-02-07 Tela Innovations, Inc. Cell circuit and layout with linear finfet structures
US9530795B2 (en) 2009-10-13 2016-12-27 Tela Innovations, Inc. Methods for cell boundary encroachment and semiconductor devices implementing the same
US9269702B2 (en) 2009-10-13 2016-02-23 Tela Innovations, Inc. Methods for cell boundary encroachment and layouts implementing the same
US9704845B2 (en) 2010-11-12 2017-07-11 Tela Innovations, Inc. Methods for linewidth modification and apparatus implementing the same

Also Published As

Publication number Publication date
TWI317903B (en) 2009-12-01

Similar Documents

Publication Publication Date Title
Sarikaya On the Ostrowski type integral inequality
TWI244614B (en) Component reduction in Montgomery multiplier processing element
WO2011094045A3 (en) Copy and staple gestures
TWI413050B (en) High-reliability gate driving circuit
TW201203861A (en) Bi-directional shift register
TW200828333A (en) Sense amplifier circuit and sense amplifier-based flip-flop having the same
WO2011094046A3 (en) Cross-reference gestures
GB201200423D0 (en) Photovoltaic module
TW201224917A (en) Mode switching
WO2005101190A3 (en) Processor having parallel vector multiply and reduce operations with sequential semantics
GB2461227A (en) Bi-directional control of power adapter and load
EP2421344A3 (en) Input/output devices having re-configurable functionality
TWI223921B (en) Low-to-high level shift circuit
TWI252946B (en) Level shifter having low peak current
TW200823506A (en) Waveguide configurations for optical touch systems
DK2176937T3 (en) The input and output power modules that are configured to provide an uninterruptible power supply with selective power
TW201134097A (en) Shift register with low power consumption
GB2510084A (en) Apparatus and methods for power amplifiers
TW201248850A (en) Signal-processing devices having one or more memristors
TW200735511A (en) A voltage switch apparatus
TW200950350A (en) Time-to-digital converter and method thereof
TW201120606A (en) Voltage-regulating circuit with input voltage detecting circuit and parallel voltage-regulating circuit system using the same
TW200849823A (en) Voltage level shifter and buffer using same
TW201316691A (en) Phase interpolator, multi-phase interpolation device, generating method for interpolation clock, and generating method for interpolation clocks with multi-phase
TW200820560A (en) Charge pump

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees