TW200746572A - Laser power control system and method - Google Patents
Laser power control system and methodInfo
- Publication number
- TW200746572A TW200746572A TW096120223A TW96120223A TW200746572A TW 200746572 A TW200746572 A TW 200746572A TW 096120223 A TW096120223 A TW 096120223A TW 96120223 A TW96120223 A TW 96120223A TW 200746572 A TW200746572 A TW 200746572A
- Authority
- TW
- Taiwan
- Prior art keywords
- laser power
- control system
- power control
- buffers
- state decision
- Prior art date
Links
Landscapes
- Optical Communication System (AREA)
- Lasers (AREA)
- Optical Head (AREA)
Abstract
A laser power control system and related method for reducing a settling time in a target laser power transition are disclosed. The laser power control system includes a state decision circuit, for generating a state decision signal according to a selected operational state of a target circuit; a plurality of buffers, for storing a plurality of control data corresponding to a plurality of candidate operational states of the target circuit respectively; and a multiplexer, coupled between the state decision circuit and the buffers, for coupling a selected buffer of the buffers and the target circuit according to the state decision signal for outputting a control datum stored in the selected buffer to the target circuit.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US80388706P | 2006-06-05 | 2006-06-05 |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200746572A true TW200746572A (en) | 2007-12-16 |
TWI343682B TWI343682B (en) | 2011-06-11 |
Family
ID=38937780
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW96120223A TWI343682B (en) | 2006-06-05 | 2007-06-05 | Laser power control system and method |
Country Status (2)
Country | Link |
---|---|
CN (3) | CN101086870B (en) |
TW (1) | TWI343682B (en) |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005108358A (en) * | 2003-09-30 | 2005-04-21 | Toshiba Corp | Optical disk device and laser control method |
-
2007
- 2007-06-05 TW TW96120223A patent/TWI343682B/en active
- 2007-06-05 CN CN2007101096745A patent/CN101086870B/en active Active
- 2007-06-05 CN CN2010102336339A patent/CN101887732A/en active Pending
- 2007-06-05 CN CNA2007101413270A patent/CN101105955A/en not_active Withdrawn
Also Published As
Publication number | Publication date |
---|---|
TWI343682B (en) | 2011-06-11 |
CN101086870A (en) | 2007-12-12 |
CN101105955A (en) | 2008-01-16 |
CN101887732A (en) | 2010-11-17 |
CN101086870B (en) | 2010-09-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2007085522A3 (en) | Apparatus and method for efficient communication of producer/consumer buffer status | |
WO2009041413A1 (en) | Solid state imaging element and camera system | |
TW200618476A (en) | Flip flop circuit & same with scan function | |
ATE491995T1 (en) | FIRMWARE SOCKET MODULE FOR FPGA-BASED PIPELINE PROCESSING | |
AU2006266299A8 (en) | System for managing a game controller device for electronic trading | |
DE602008004547D1 (en) | 12C BUS INTERFACE WITH PARALLEL OPERATING MODE | |
GB2438116A (en) | Memory buffers for merging local data from memory modules | |
EP1173022A3 (en) | Apparatus for demultiplexing of transport stream | |
TW200703357A (en) | Data input and data output control device and method | |
TW200707456A (en) | Wrapper circuit and method for interfacing between non-muxed type memory controller and muxed type memory | |
WO2006115896A3 (en) | Interconnection system | |
TW200629030A (en) | Semiconductor integrated circuit | |
WO2010138729A3 (en) | Digital air gun | |
TW200719145A (en) | Stack caching systems and methods | |
TW200606806A (en) | Impedance conversion circuit, drive circuit, and control method therefor | |
WO2008112153A3 (en) | Variable instruction width software programmable data pattern generator | |
EP2518630A4 (en) | Signal decoding circuit, latency adjustment circuit, memory controller, processor, computer, signal decoding method, and latency adjustment method | |
WO2010086690A3 (en) | String-bridge interface system and method | |
TW200619956A (en) | Data buffer circuit, interface circuit and control method therefor | |
WO2008028125A8 (en) | Systems and methods for storing optical data | |
TW200703348A (en) | Shift register | |
TW200746572A (en) | Laser power control system and method | |
TW200627466A (en) | An architecture for reading and writing an external memory | |
WO2003091820A3 (en) | Instruction cache and method for reducing memory conflicts | |
TW200745988A (en) | System and method for an output independent crossbar |