TW200737192A - Semiconductor memory and system - Google Patents
Semiconductor memory and systemInfo
- Publication number
- TW200737192A TW200737192A TW095110758A TW95110758A TW200737192A TW 200737192 A TW200737192 A TW 200737192A TW 095110758 A TW095110758 A TW 095110758A TW 95110758 A TW95110758 A TW 95110758A TW 200737192 A TW200737192 A TW 200737192A
- Authority
- TW
- Taiwan
- Prior art keywords
- pair
- bit lines
- access side
- driving circuit
- line driving
- Prior art date
Links
Landscapes
- Dram (AREA)
Abstract
Memory units are individually designed at the intersection of word lines and the pairs of bit lines. A word line driving circuit shifts from standby period to effect period to activate any of the word lines. The first pre-charge circuit can charge the voltage line that is going to be charged and that is connected to the pair of bit lines during the standby period. After the start of the word line driving circuit, at least the access side of the pair of the bit lines will be separated from the voltage line that is going to be charged. After the start of the word line driving circuit, a sense-amplifier can amplify the voltage difference relative to the node pair of the pair of bit lines. A switch circuit is disposed between the pair of bit lines and the node pair. At the start of the word line driving circuit, the switch circuit connects the access side of the pair of the bit lines and the access side of the node pair. At the start of the sense-amplifier, the non-access side of the bit line is disconnected from the non-access side of the node pair.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW095110758A TW200737192A (en) | 2006-03-28 | 2006-03-28 | Semiconductor memory and system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW095110758A TW200737192A (en) | 2006-03-28 | 2006-03-28 | Semiconductor memory and system |
Publications (1)
Publication Number | Publication Date |
---|---|
TW200737192A true TW200737192A (en) | 2007-10-01 |
Family
ID=57913667
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW095110758A TW200737192A (en) | 2006-03-28 | 2006-03-28 | Semiconductor memory and system |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW200737192A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US12014799B2 (en) | 2021-06-18 | 2024-06-18 | Winbond Electronics Corp. | Semiconductor storage device having bit line selection circuit formed in memory cell array |
-
2006
- 2006-03-28 TW TW095110758A patent/TW200737192A/en unknown
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US12014799B2 (en) | 2021-06-18 | 2024-06-18 | Winbond Electronics Corp. | Semiconductor storage device having bit line selection circuit formed in memory cell array |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
MX2010004187A (en) | Ground level precharge bit line scheme for read operation in spin transfer torque magnetoresistive random access memory. | |
TW200609940A (en) | Semiconductor integrated circuit device | |
GB2497180B (en) | Dual power supply memory array with dynamic selection of the lowest voltage | |
MX2010006666A (en) | Improving memory read stability using selective precharge of bit line sections. | |
GB2464065A (en) | Memory cells with power switch circuit for improved low voltage operation | |
GB2511248A (en) | Enhanced data retention mode for dynamic memories | |
TW200710873A (en) | Circuit and method of driving a word line | |
KR20130132377A (en) | Semiconductor memory device with sense amplifier and bitline isolation | |
KR20130032703A (en) | Semiconductor memory device | |
WO2015102569A3 (en) | Static random access memory cell having improved write margin for use in ultra-low power application | |
TW200620310A (en) | Memory array with fast bit line precharge | |
TW200701242A (en) | Semiconductor memory device | |
JP2012094240A5 (en) | Resistive memory device | |
TWI266338B (en) | Output circuit of SRAM | |
DE602004015226D1 (en) | Word line Supply voltage amplification circuit for DRAM | |
JP2013531860A5 (en) | ||
JP2009545834A5 (en) | ||
CA2217359A1 (en) | Method for multilevel dram sensing | |
US8638593B2 (en) | Semiconductor device | |
TW200615968A (en) | Local input/output line precharge circuit of semiconductor memory device | |
TW200608391A (en) | Semiconductor memory device | |
TW201129980A (en) | Read only memory cell for storing a multiple bit value | |
TW200943296A (en) | 2T SRAM cell structure | |
AU6049196A (en) | Single-ended sensing using global bit lines for dram | |
TW200737192A (en) | Semiconductor memory and system |