TW200735118A - Recovery and utilization method of flash memory and apparatus thereof - Google Patents

Recovery and utilization method of flash memory and apparatus thereof

Info

Publication number
TW200735118A
TW200735118A TW095107917A TW95107917A TW200735118A TW 200735118 A TW200735118 A TW 200735118A TW 095107917 A TW095107917 A TW 095107917A TW 95107917 A TW95107917 A TW 95107917A TW 200735118 A TW200735118 A TW 200735118A
Authority
TW
Taiwan
Prior art keywords
flash memory
recovery
actual
address column
actual address
Prior art date
Application number
TW095107917A
Other languages
Chinese (zh)
Other versions
TWI308342B (en
Inventor
Wei-Kuang Teng
Original Assignee
Power Quotient Int Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Power Quotient Int Co Ltd filed Critical Power Quotient Int Co Ltd
Priority to TW095107917A priority Critical patent/TW200735118A/en
Publication of TW200735118A publication Critical patent/TW200735118A/en
Application granted granted Critical
Publication of TWI308342B publication Critical patent/TWI308342B/zh

Links

Landscapes

  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

The present invention provides a flash memory recovery and utilization apparatus comprising a flash memory having more faulty blocks than an acceptable standard, a mapping table consisting of a logic address column and an actual address column, and a micro-controller having a mechanism to perform error detection of the flash memory and control the operations of the mapping table, where a mapping relationship exists between the actual address column and the logic address column if a detected block is good, and skipping the actual address column otherwise. Thus, when a main control end performs the access of a logic address, the micro-controller obtains an actual address mapped to the actual block from the mapping table and executes the access of the actual address. Besides, the present invention also provides a recovery and utilization method of flash memory.
TW095107917A 2006-03-09 2006-03-09 Recovery and utilization method of flash memory and apparatus thereof TW200735118A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW095107917A TW200735118A (en) 2006-03-09 2006-03-09 Recovery and utilization method of flash memory and apparatus thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW095107917A TW200735118A (en) 2006-03-09 2006-03-09 Recovery and utilization method of flash memory and apparatus thereof

Publications (2)

Publication Number Publication Date
TW200735118A true TW200735118A (en) 2007-09-16
TWI308342B TWI308342B (en) 2009-04-01

Family

ID=45071811

Family Applications (1)

Application Number Title Priority Date Filing Date
TW095107917A TW200735118A (en) 2006-03-09 2006-03-09 Recovery and utilization method of flash memory and apparatus thereof

Country Status (1)

Country Link
TW (1) TW200735118A (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI628542B (en) * 2017-04-21 2018-07-01 慧榮科技股份有限公司 Methods for gc (garbage collection) por (power off recovery) of a flash memory device and apparatuses using the same

Also Published As

Publication number Publication date
TWI308342B (en) 2009-04-01

Similar Documents

Publication Publication Date Title
ATE492072T1 (en) ERROR PROTECTION FOR GROUPS OF DATA WORDS
TW200617654A (en) Method and related apparatus for performing error checking-correcting
TW200736909A (en) Memory controller for flash memory
MY137842A (en) Interface for a block addressable mass storage system
EP3223157A3 (en) Semiconductor device and memory access control method
TW200703346A (en) Selective application of program inhibit schemes in non-volatile memory
WO2004053698A3 (en) Improved tlb management for real-time applications
EP2035938A4 (en) Improving reliability, availability, and serviceability in a memory device
TW200501167A (en) Systems and methods for providing error correction code testing functionality
TW200632933A (en) Robust and high-speed memory access with adaptive interface timing
EP2088512A4 (en) Memory system
WO2005078585A3 (en) Detecting and correcting a failure sequence in a computer system before a failure occurs
TW200643713A (en) Storage device, memory managing apparatus, memory managing method, and program
TW200636585A (en) Software breakpoints for use with memory devices
TW200502954A (en) Cache integrity apparatus, systems, and methods
WO2005121966A3 (en) Cache coherency maintenance for dma, task termination and synchronisation operations
TW200632911A (en) Semiconductor memory and system apparatus
WO2010059490A3 (en) Replacing defective memory blocks in response to external addresses
TW200719145A (en) Stack caching systems and methods
WO2009019763A1 (en) Error detection device, and error correction/error detection decoding device and method
JP2009267829A5 (en)
ATE515774T1 (en) METHOD AND SEMICONDUCTOR MEMORY WITH A DEVICE FOR DETECTING ADDRESSING ERRORS
WO2006060073A3 (en) Method and apparatus for dual protection of a protected memory block
EP1701358A4 (en) Data write-in method for flash memory
EP1335290A3 (en) A memory device with an error correction function

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees