TW200642322A - Multi-mode signal transmission processor - Google Patents
Multi-mode signal transmission processorInfo
- Publication number
- TW200642322A TW200642322A TW094117753A TW94117753A TW200642322A TW 200642322 A TW200642322 A TW 200642322A TW 094117753 A TW094117753 A TW 094117753A TW 94117753 A TW94117753 A TW 94117753A TW 200642322 A TW200642322 A TW 200642322A
- Authority
- TW
- Taiwan
- Prior art keywords
- transmission
- module
- frame
- layer
- technique
- Prior art date
Links
Landscapes
- Detection And Prevention Of Errors In Transmission (AREA)
- Error Detection And Correction (AREA)
- Communication Control (AREA)
Abstract
A multi-mode signal transmission processor uses a transmission convergence layer technique, a frame technique, and a forward error correction technique to perform signal conversion and transmission between a transmission protocol layer and a physical medium-correlated layer, and is capable of handling a plurality of transmission modes. The invented multi-mode signal transmission process mainly includes: a transmission convergence layer module; a frame module; a forward error correction module; and a controller module; in which the transmission convergence layer module is used to process the transmission protocol layer signals and is capable of processing asynchronous transmission mode signals and packet transmission mode signals. The frame module is used to package data into a frame or retrieving data from a frame, and is applicable on a digital user loop, e.g. asymmetrical digital user loop, ultra-high-speed digital user loop, etc. The forward error correction module uses a Reed-Solomon Codes and convolution interleaving technique and is capable of correcting errors in a physical medium-correlated layer signals. The controller module is used to control the operations of other modules. Through an assembly of the above-mentioned modules, a multi-mode signal transmission process of the invention is produced.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW94117753A TWI260872B (en) | 2005-05-31 | 2005-05-31 | Multi-mode signal transmission processor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW94117753A TWI260872B (en) | 2005-05-31 | 2005-05-31 | Multi-mode signal transmission processor |
Publications (2)
Publication Number | Publication Date |
---|---|
TWI260872B TWI260872B (en) | 2006-08-21 |
TW200642322A true TW200642322A (en) | 2006-12-01 |
Family
ID=37874878
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW94117753A TWI260872B (en) | 2005-05-31 | 2005-05-31 | Multi-mode signal transmission processor |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI260872B (en) |
-
2005
- 2005-05-31 TW TW94117753A patent/TWI260872B/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
TWI260872B (en) | 2006-08-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI482167B (en) | Memory system with error correction decoder architecture having reduced latency and increased throughput | |
US7246294B2 (en) | Method for iterative hard-decision forward error correction decoding | |
JP4366463B2 (en) | Encoding apparatus and encoding method | |
US8468432B2 (en) | Coder-decoder and method for encoding and decoding an error correction code | |
SG138534A1 (en) | Communication channel with reed-solomon encoding and single parity check | |
CA2686667A1 (en) | Digital broadcast transmitter/receiver having an improved receiving performance and signal processing method thereof | |
WO2008086236A3 (en) | Fec code rate selection based on packet size | |
WO2009022325A3 (en) | Protected communication link with improved protection indication | |
WO2004112252A3 (en) | Digital transmitter/receiver system having a robust error correction coding/decoding device and error correction coding/decoding method thereof | |
JP2005516458A5 (en) | ||
US8261165B2 (en) | Multi-syndrome error correction circuit | |
EP1659727A3 (en) | Iterative decoding of packet data | |
WO2006122225A3 (en) | Corrupted packet toleration and correction system | |
US7231575B2 (en) | Apparatus for iterative hard-decision forward error correction decoding | |
EP1694014A3 (en) | Application of a meta-viterbi algorithm for communication systems without intersymbol interference | |
TW200419921A (en) | Method and device for decoding Reed-Solomon code or extended Reed-Solomon code | |
TW200707920A (en) | Meta-viterbi algorithm for use in communication systems | |
TW200642322A (en) | Multi-mode signal transmission processor | |
US11973517B2 (en) | Reconfigurable FEC | |
WO2002067429A8 (en) | System and method for enhanced error correction in trellis decoding | |
WO2006090450A1 (en) | Packet retransmission algorithm | |
WO2007019214A3 (en) | Efficient error code correction | |
JP2009509389A (en) | Apparatus and method for error correction in mobile radio applications incorporating correction bypass. | |
TW200643703A (en) | Architecture and method for error detection and correction for data transmitted in a network | |
US20030106013A1 (en) | Architecture for multi-symbol encoding and decoding |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |