TW200642299A - Digital data slicing circuit and slicing method - Google Patents
Digital data slicing circuit and slicing methodInfo
- Publication number
- TW200642299A TW200642299A TW094115864A TW94115864A TW200642299A TW 200642299 A TW200642299 A TW 200642299A TW 094115864 A TW094115864 A TW 094115864A TW 94115864 A TW94115864 A TW 94115864A TW 200642299 A TW200642299 A TW 200642299A
- Authority
- TW
- Taiwan
- Prior art keywords
- slicing
- signal
- jitter
- circuit
- pll
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B7/00—Recording or reproducing by optical means, e.g. recording using a thermal beam of optical radiation by modifying optical properties or the physical structure, reproducing using an optical beam at lower power by sensing optical properties; Record carriers therefor
- G11B7/004—Recording, reproducing or erasing methods; Read, write or erase circuits therefor
- G11B7/005—Reproducing
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/10009—Improvement or modification of read or write signals
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/10009—Improvement or modification of read or write signals
- G11B20/10046—Improvement or modification of read or write signals filtering or equalising, e.g. setting the tap weights of an FIR filter
- G11B20/10212—Improvement or modification of read or write signals filtering or equalising, e.g. setting the tap weights of an FIR filter compensation for data shift, e.g. pulse-crowding effects
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/10009—Improvement or modification of read or write signals
- G11B20/10305—Improvement or modification of read or write signals signal quality assessment
- G11B20/10398—Improvement or modification of read or write signals signal quality assessment jitter, timing deviations or phase and frequency errors
- G11B20/10425—Improvement or modification of read or write signals signal quality assessment jitter, timing deviations or phase and frequency errors by counting out-of-lock events of a PLL
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
A digital data slicing circuit and slicing method is provided. The digital data slicing circuit includes a slicer, a PLL, a data jitter circuit and level calculator. The slicer receives a RF signal and a slicing level and outputs a digital signal. The PLL outputs a PLL clock according to the digital signal. The data jitter circuit obtains a jitter signal by comparing the digital signal and the PLL signal, and outputs a jitter error signal by making a jitter calculating with the jitter signal, digital signal and the PLL signal. The level calculator receives the jitter error signal and adjusts and outputs the slicing level.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW094115864A TWI275254B (en) | 2005-05-17 | 2005-05-17 | Digital data slicing circuit and slicing method |
US11/162,326 US20060262686A1 (en) | 2005-05-17 | 2005-09-07 | Digital data slicing circuit and slicing method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW094115864A TWI275254B (en) | 2005-05-17 | 2005-05-17 | Digital data slicing circuit and slicing method |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200642299A true TW200642299A (en) | 2006-12-01 |
TWI275254B TWI275254B (en) | 2007-03-01 |
Family
ID=37448199
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW094115864A TWI275254B (en) | 2005-05-17 | 2005-05-17 | Digital data slicing circuit and slicing method |
Country Status (2)
Country | Link |
---|---|
US (1) | US20060262686A1 (en) |
TW (1) | TWI275254B (en) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4973169B2 (en) * | 2006-12-13 | 2012-07-11 | ソニー株式会社 | Video equipment and jitter / wander measurement method |
US8064510B1 (en) * | 2007-03-15 | 2011-11-22 | Netlogic Microsystems, Inc. | Analog encoder based slicer |
US8040943B1 (en) | 2007-03-15 | 2011-10-18 | Netlogic Microsystems, Inc. | Least mean square (LMS) engine for multilevel signal |
US8054873B2 (en) * | 2007-03-15 | 2011-11-08 | Netlogic Microsystems, Inc. | Joint phased training of equalizer and echo canceller |
US8619897B2 (en) * | 2008-12-09 | 2013-12-31 | Netlogic Microsystems, Inc. | Method and apparatus of frequency domain echo canceller |
TWI390506B (en) * | 2009-05-20 | 2013-03-21 | Novatek Microelectronics Corp | Calibration device for data recovery device and method thereof |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE69025667T2 (en) * | 1989-08-02 | 1996-08-22 | Sharp Kk | Device for recording / reproducing a video signal |
JPH06187737A (en) * | 1992-12-16 | 1994-07-08 | Canon Inc | Information recording and reproducing device |
TW341415U (en) * | 1997-04-08 | 1998-09-21 | United Microelectronics Corp | A digital data cutting circuit |
DE19715274A1 (en) * | 1997-04-12 | 1998-10-15 | Thomson Brandt Gmbh | Read and write system for optical disc |
JP2002015528A (en) * | 2000-06-29 | 2002-01-18 | Fujitsu Ltd | Data-reproducing device |
CN1252687C (en) * | 2001-02-05 | 2006-04-19 | 雅马哈株式会社 | Optical disc device for regulating recording speed and laser power |
EP1286493B1 (en) * | 2001-02-23 | 2008-09-03 | Anritsu Corporation | Instrument for measuring characteristic of data transmission system with high accuracy and clock reproducing circuit used therefor |
US7035187B2 (en) * | 2002-12-13 | 2006-04-25 | Via Technologies, Inc. | Apparatus and method for generating RFZC signal for optical systems |
-
2005
- 2005-05-17 TW TW094115864A patent/TWI275254B/en not_active IP Right Cessation
- 2005-09-07 US US11/162,326 patent/US20060262686A1/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
US20060262686A1 (en) | 2006-11-23 |
TWI275254B (en) | 2007-03-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW200642299A (en) | Digital data slicing circuit and slicing method | |
TW200718024A (en) | Delay-locked loop system and related method | |
GB0724002D0 (en) | Noise tolerant voltage controlled oscillator | |
TW201129893A (en) | System and method of clock tree synthesis | |
IL201373A (en) | Clock extraction device with digital phase lock, requiring no external control | |
WO2006086168A3 (en) | High data rate transmitter and receiver | |
WO2012125253A3 (en) | Apparatus, system, and method for timing recovery | |
TW200717996A (en) | Auto-adjusting high accuracy oscillator | |
WO2008102877A1 (en) | Digital data transmitting device and digital data receiving device | |
TW200601706A (en) | Phase lock circuit and information reproduction device | |
TW200610277A (en) | Circuits and methods for recovering a clock signal | |
WO2011041111A3 (en) | Radio control board for software-defined radio platform | |
WO2007114944A3 (en) | Phase control block for managing multiple clock domains in systems with frequency offsets | |
WO2012145117A3 (en) | Memory components and controllers that calibrate multiphase synchronous timing references | |
TW200633393A (en) | Semiconductor device and electronic apparatus using the same | |
WO2007120610A3 (en) | System and method for combining signals on a differential i/o link | |
WO2009069205A1 (en) | Bit identification circuit | |
TW200636492A (en) | Method of compensating for a byte skew of PCI express and PCI express physical layer receiver for the same | |
WO2007042928A3 (en) | Method and circuit for local clock generation and smartcard including it thereon | |
WO2004025417A3 (en) | Clock recovery method for bursty communications | |
TW201924226A (en) | Electronic circuit configured to adjust skew between clock signals | |
GB0906418D0 (en) | Digital phase-locked loop architecture | |
WO2008137314A3 (en) | Method and apparatus to automatically recover well geometry from low frequency electromagnetic signal measurements | |
TW200711313A (en) | Clock jitter estimation apparatus, systems, and methods | |
TW201614959A (en) | Clock and data recovery circuit and method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |