TW200638683A - Data synchronizer system - Google Patents
Data synchronizer systemInfo
- Publication number
- TW200638683A TW200638683A TW094112713A TW94112713A TW200638683A TW 200638683 A TW200638683 A TW 200638683A TW 094112713 A TW094112713 A TW 094112713A TW 94112713 A TW94112713 A TW 94112713A TW 200638683 A TW200638683 A TW 200638683A
- Authority
- TW
- Taiwan
- Prior art keywords
- coupled
- input
- clock
- source
- synchronizers
- Prior art date
Links
Landscapes
- Electronic Switches (AREA)
Abstract
A data synchronizer system includes at least two synchronizers for receiving a source pulse signal, a corresponding source clock, and a destination clock. At least two first memory units each have a destination clock input. A first switch has an input coupled to the source pulse signal and an output selectively coupled to a source pulse signal input of any one of the synchronizers. A second memory unit has an input coupled to the source data signal and a clock input coupled to the source clock. A second switch has an input coupled to an output of the second memory unit and an output selectively coupled to an input of any one of the first memory units. A generator is coupled to outputs of the synchronizers for outputting a data switch signal. A multiplexer has inputs coupled to outputs of the first memory units and outputs a destination data signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW094112713A TW200638683A (en) | 2005-04-21 | 2005-04-21 | Data synchronizer system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW094112713A TW200638683A (en) | 2005-04-21 | 2005-04-21 | Data synchronizer system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW200638683A true TW200638683A (en) | 2006-11-01 |
Family
ID=57809710
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW094112713A TW200638683A (en) | 2005-04-21 | 2005-04-21 | Data synchronizer system |
Country Status (1)
| Country | Link |
|---|---|
| TW (1) | TW200638683A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI579706B (en) * | 2013-03-14 | 2017-04-21 | 輝達公司 | Data synchronization across asynchronous boundaries using selectable synchronizers to minimize latency |
-
2005
- 2005-04-21 TW TW094112713A patent/TW200638683A/en unknown
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI579706B (en) * | 2013-03-14 | 2017-04-21 | 輝達公司 | Data synchronization across asynchronous boundaries using selectable synchronizers to minimize latency |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TW200707353A (en) | Shift register and a display device including the shift register | |
| TW200618476A (en) | Flip flop circuit & same with scan function | |
| TW200709169A (en) | Bidirectional shift register | |
| TW200641621A (en) | Memory buffers for merging local data from memory modules | |
| WO2003039061A3 (en) | Clock domain crossing fifo | |
| GB2453057A (en) | Digitally controlled ring oscillator | |
| TW200632813A (en) | Driver for bidirectional shift register | |
| ATE328318T1 (en) | ASYNCHRONOUS ENCLOSURE CIRCUIT FOR A GLOBALLY ASYNCHRONOUS, LOCALLY SYNCHRONOUS (GALS) CIRCUIT | |
| TW200802256A (en) | Stressless shift register | |
| TW200609899A (en) | Image signal processing apparatus and phase synchronization method | |
| DK2119069T3 (en) | Translational switching system and signal distribution system using the same | |
| TW200943719A (en) | Ring oscillator | |
| TW200629197A (en) | Level shifter and display device including the same | |
| ATE470936T1 (en) | DIGITAL DATA BUFFER | |
| TW200513824A (en) | Synchronizer apparatus for synchronizing data from one clock domain to another clock domain | |
| TW200735026A (en) | Gamma voltage generator | |
| WO2008008297A3 (en) | Glitch-free clock switcher | |
| RU2006120598A (en) | DELAYED PULSE GENERATOR | |
| TW200636653A (en) | Shift register circuit | |
| TW200742261A (en) | Phase selector for automatically selecting phase of output clock | |
| TW200802084A (en) | Dual-path, multimode sequential storage element | |
| TW200638683A (en) | Data synchronizer system | |
| TW200802254A (en) | Shift register circuit and display apparatus incorporating the same | |
| TW200640144A (en) | Clock generating method and circuit thereof | |
| TWI318056B (en) | Dll circuit having two input standard clocks, clock signal generation circuit having the dll circuit and clock signal generation method |