TW200637317A - Process of and apparatus for encoding a digital input - Google Patents

Process of and apparatus for encoding a digital input

Info

Publication number
TW200637317A
TW200637317A TW094135511A TW94135511A TW200637317A TW 200637317 A TW200637317 A TW 200637317A TW 094135511 A TW094135511 A TW 094135511A TW 94135511 A TW94135511 A TW 94135511A TW 200637317 A TW200637317 A TW 200637317A
Authority
TW
Taiwan
Prior art keywords
type
operations
logical
inverse
cryptographic process
Prior art date
Application number
TW094135511A
Other languages
English (en)
Chinese (zh)
Inventor
Sean O'neil
Original Assignee
Synaptic Lab Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from AU2004905897A external-priority patent/AU2004905897A0/en
Application filed by Synaptic Lab Ltd filed Critical Synaptic Lab Ltd
Publication of TW200637317A publication Critical patent/TW200637317A/zh

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
    • H04L9/0618—Block ciphers, i.e. encrypting groups of characters of a plain text message using fixed encryption transformation
TW094135511A 2004-10-13 2005-10-12 Process of and apparatus for encoding a digital input TW200637317A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
AU2004905897A AU2004905897A0 (en) 2004-10-13 Process of and apparatus for encoding a digital input

Publications (1)

Publication Number Publication Date
TW200637317A true TW200637317A (en) 2006-10-16

Family

ID=36118193

Family Applications (1)

Application Number Title Priority Date Filing Date
TW094135511A TW200637317A (en) 2004-10-13 2005-10-12 Process of and apparatus for encoding a digital input

Country Status (2)

Country Link
TW (1) TW200637317A (fr)
WO (1) WO2006040682A2 (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9128698B2 (en) * 2012-09-28 2015-09-08 Intel Corporation Systems, apparatuses, and methods for performing rotate and XOR in response to a single instruction

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA2302784A1 (fr) * 1997-09-17 1999-03-25 Frank C. Luyster Procede de chiffrement bloc ameliore
US6269163B1 (en) * 1998-06-15 2001-07-31 Rsa Security Inc. Enhanced block ciphers with data-dependent rotations
US6483918B2 (en) * 1999-06-09 2002-11-19 Microsoft Corporation Technique for producing a parameter, such as a checksum, through a primitive that uses elementary register operations
US20020114451A1 (en) * 2000-07-06 2002-08-22 Richard Satterfield Variable width block cipher

Also Published As

Publication number Publication date
WO2006040682A2 (fr) 2006-04-20
WO2006040682A3 (fr) 2006-07-27
WO2006040682A9 (fr) 2006-06-08

Similar Documents

Publication Publication Date Title
US11733966B2 (en) Protection system and method
US8218762B2 (en) Encrypting apparatus for common key cipher
JP5229315B2 (ja) 共通鍵暗号機能を搭載した暗号化装置及び組込装置
US8411853B2 (en) Alternate galois field advanced encryption standard round
GB2428358B (en) Crytographic system and method for encrypting input data
US8495116B2 (en) Circuit and method converting boolean and arithmetic masks
NO20006385L (no) Blokk-chiffere med heltallsmultiplikasjon og dataavhengig og fast antall rotasjoner i hver runde
RU2004121784A (ru) Вычислительный модуль и способ выполнения арифметической операции с зашифрованными операндами
US9565018B2 (en) Protecting cryptographic operations using conjugacy class functions
US20030002663A1 (en) Method and apparatus for data encryption
US20050169463A1 (en) Hardware cryptographic engine and hardware cryptographic method using an efficient S-BOX implementation
Saarinen A lightweight ISA extension for AES and SM4
CN104301096A (zh) Aes轮运算方法和电路
US7876893B2 (en) Logic circuit and method for calculating an encrypted result operand
TW200637317A (en) Process of and apparatus for encoding a digital input
US11093213B1 (en) Cryptographic computer machines with novel switching devices
Pyrgas et al. A very compact architecture of CLEFIA block cipher for secure IoT systems
Rao et al. FPGA implementation of combined AES-128
Wang et al. An ultra compact block cipher for serialized architecture implementations
Farmani et al. Hardware implementation of 128-Bit AES image encryption with low power techniques on FPGA
Sano et al. Performance Evaluation of AES Finalists on the High-End Smart Card.
Kumar et al. Implementation of low power scalable encryption algorithm
Chakraborty et al. Secure encryption technique (SET): a private key crypto system
Silva-Garcia et al. The triple-DES-96 cryptographic system
KR100316025B1 (ko) 데이터 암호 표준 알고리즘을 이용한 암호 및 복호 장치