TW200635229A - Delay-locked loop having multiphase output - Google Patents

Delay-locked loop having multiphase output

Info

Publication number
TW200635229A
TW200635229A TW094109405A TW94109405A TW200635229A TW 200635229 A TW200635229 A TW 200635229A TW 094109405 A TW094109405 A TW 094109405A TW 94109405 A TW94109405 A TW 94109405A TW 200635229 A TW200635229 A TW 200635229A
Authority
TW
Taiwan
Prior art keywords
delay
locked loop
present
multiphase output
phase
Prior art date
Application number
TW094109405A
Other languages
Chinese (zh)
Inventor
zhen-hao Zhang
Po-Jen Huang
Original Assignee
Univ Nat Chunghsing
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Univ Nat Chunghsing filed Critical Univ Nat Chunghsing
Priority to TW094109405A priority Critical patent/TW200635229A/en
Publication of TW200635229A publication Critical patent/TW200635229A/en

Links

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

To solve the locking problem of a conventional delay-locked loop, the present invention provides a delay-locked loop featuring multiphase output, wherein a phase/frequency detector (PFD) with a start control function can eliminate the locking problem and also provide a set of correct multiphase output signals. In addition, the phase/frequency detector of the present invention consists of two new type NAND resetable dynamic D flip flops such that the reset path required by the detector can be effectively reduced, and low power consumption and high speed operation can be achieved. The voltage controlled delay device of the present invention can operate in a low working voltage and the dead-band problem of the voltage controlled delay line can be prevented from happening.
TW094109405A 2005-03-25 2005-03-25 Delay-locked loop having multiphase output TW200635229A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW094109405A TW200635229A (en) 2005-03-25 2005-03-25 Delay-locked loop having multiphase output

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW094109405A TW200635229A (en) 2005-03-25 2005-03-25 Delay-locked loop having multiphase output

Publications (1)

Publication Number Publication Date
TW200635229A true TW200635229A (en) 2006-10-01

Family

ID=57809418

Family Applications (1)

Application Number Title Priority Date Filing Date
TW094109405A TW200635229A (en) 2005-03-25 2005-03-25 Delay-locked loop having multiphase output

Country Status (1)

Country Link
TW (1) TW200635229A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI499184B (en) * 2012-09-14 2015-09-01 Analog Devices Inc Voltage generators and methodes of generating a voltage

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI499184B (en) * 2012-09-14 2015-09-01 Analog Devices Inc Voltage generators and methodes of generating a voltage
US9219410B2 (en) 2012-09-14 2015-12-22 Analog Devices, Inc. Charge pump supply with clock phase interpolation

Similar Documents

Publication Publication Date Title
US9356611B1 (en) Systems and methods involving phase detection with adaptive locking/detection features
TW200713828A (en) Delay locked loop circuit
TW200637158A (en) Multi-phase realigned voltage-controlled oscillator circuit and phase-locked loop circuit incorporating the same
US8884670B2 (en) Phase locked loop (PLL) with multi-phase time-to-digital converter (TDC)
ATE534192T1 (en) SPREAD SPECTRUM CLOCKING IN A FRACTIONAL-N PLL
TW200701647A (en) Delay locked loop circuit
WO2006001952A3 (en) Low power and low timing jitter phase-lock loop and method
TW200501618A (en) Clock generator
WO2003036796A1 (en) Phase-locked loop circuit, delay locked loop circuit, timing generator, semiconductor test instrument, and semiconductor integrated circuit
TW200601704A (en) Register controlled delay locked loop and its control method
WO2009055622A3 (en) Dynamic biasing of a vco in a phase-locked loop
Tsai et al. 14.5 A 1.22 ps integrated-jitter 0.25-to-4GHz fractional-N ADPLL in 16nm FinFET CM0S
DE602004006418D1 (en) RUNNING CIRCUIT FOR A DELAY RULE
EP2903162A3 (en) A MDLL/PLL hybrid design with uniformly distributed output phases
TW200701648A (en) Phase and frequency detection circuits
DE60217123D1 (en) PLL CYCLE SLIP COMPENSATION
TW200614677A (en) Delay locked loop and locking method thereof
WO2012021511A3 (en) High-speed frequency divider and phase locked loop using same
WO2015149653A1 (en) Clock duty ratio adjustment circuit and multi-phase clock generator
KR101046274B1 (en) Clock signal delay circuit
US7372340B2 (en) Precision frequency and phase synthesis with fewer voltage-controlled oscillator stages
TW200635233A (en) A linear phase-locked loop with dual tuning elements
KR101262322B1 (en) A delay locked loop
KR20140003101A (en) Phase detection circuit and synchronization circuit using the same
US20140070857A1 (en) Multi-phase fractional divider