TW200635228A - Delay-locked loop device capable of anti-false-locking and related methods - Google Patents
Delay-locked loop device capable of anti-false-locking and related methodsInfo
- Publication number
- TW200635228A TW200635228A TW094109373A TW94109373A TW200635228A TW 200635228 A TW200635228 A TW 200635228A TW 094109373 A TW094109373 A TW 094109373A TW 94109373 A TW94109373 A TW 94109373A TW 200635228 A TW200635228 A TW 200635228A
- Authority
- TW
- Taiwan
- Prior art keywords
- false
- locking
- voltage controlled
- delay
- device capable
- Prior art date
Links
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
A delay-locked loop (DLL) device capable of anti-false-locking and related methods. The DLL includes: a voltage controlled delay circuit including a plurality of delay units; a phase detector coupled to the voltage controlled delay circuit; a charge pump coupled to the phase detector; a lock detector coupled to the voltage controlled delay circuit including: a first shift register set including a plurality of shift registers fewer than the delay units of the voltage controlled delay circuit; a second shift register set including a plurality of shift registers each corresponding to the shift registers of the first shift register set; and a logic module coupled to the second shift register set.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW94109373A TWI279087B (en) | 2005-03-25 | 2005-03-25 | Delay-locked loop device capable of anti-false-locking and related methods |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW94109373A TWI279087B (en) | 2005-03-25 | 2005-03-25 | Delay-locked loop device capable of anti-false-locking and related methods |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200635228A true TW200635228A (en) | 2006-10-01 |
TWI279087B TWI279087B (en) | 2007-04-11 |
Family
ID=38645281
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW94109373A TWI279087B (en) | 2005-03-25 | 2005-03-25 | Delay-locked loop device capable of anti-false-locking and related methods |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI279087B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI452842B (en) * | 2011-04-15 | 2014-09-11 | Faraday Tech Corp | Delay-locked loop |
-
2005
- 2005-03-25 TW TW94109373A patent/TWI279087B/en active
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI452842B (en) * | 2011-04-15 | 2014-09-11 | Faraday Tech Corp | Delay-locked loop |
Also Published As
Publication number | Publication date |
---|---|
TWI279087B (en) | 2007-04-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9954489B2 (en) | Integrated circuit comprising fractional clock multiplication circuitry | |
US7843239B2 (en) | Dividing circuit and phase locked loop using the same | |
TW200614677A (en) | Delay locked loop and locking method thereof | |
US6750692B2 (en) | Circuit and method for generating internal clock signal | |
TW200713828A (en) | Delay locked loop circuit | |
CN101453211B (en) | Clock signal generating circuit, display panel module, imaging device, and electronic equipment | |
CN102522986A (en) | Analog / digital delay locked loop | |
TW200729734A (en) | Delay locked loop with selectable delay | |
TW200743084A (en) | A shift register circuit and a pull high element thereof | |
TW200637147A (en) | Data latch circuit of semiconductor device | |
ATE470936T1 (en) | DIGITAL DATA BUFFER | |
TW200501586A (en) | Delay locked loop (DLL) circuit and method for locking clock delay by using the same | |
WO2007070766A3 (en) | Jitter tolerant delay-locked loop circuit | |
US9448580B2 (en) | Methods and apparatus for generating clock signals based on duty code and period code | |
US20160164533A1 (en) | Frequency divider and phase-locked loop including the same | |
TW200635228A (en) | Delay-locked loop device capable of anti-false-locking and related methods | |
TW201607248A (en) | Multi-channel timing recovery device | |
US7710794B2 (en) | Semiconductor memory device | |
CN100376081C (en) | Delayed locking loop capable of sharing counter and related method | |
AU2003302953A1 (en) | Low lock time delay locked loops using time cycle supppressor | |
CN110235366B (en) | variable delay circuit | |
KR100808592B1 (en) | A circuit for delay locked loop | |
US7319348B2 (en) | Circuits for locally generating non-integral divided clocks with centralized state machines | |
US9804634B2 (en) | Peripheral interface circuit at host side and electronic system using the same | |
US20080191753A1 (en) | Methods and Systems for Locally Generating Non-Integral Divided Clocks with Centralized State Machines |