TW200634481A - Globally asynchronous locally synchronous systems - Google Patents

Globally asynchronous locally synchronous systems

Info

Publication number
TW200634481A
TW200634481A TW094141309A TW94141309A TW200634481A TW 200634481 A TW200634481 A TW 200634481A TW 094141309 A TW094141309 A TW 094141309A TW 94141309 A TW94141309 A TW 94141309A TW 200634481 A TW200634481 A TW 200634481A
Authority
TW
Taiwan
Prior art keywords
synchronous systems
locally synchronous
globally asynchronous
adjustable
asynchronous locally
Prior art date
Application number
TW094141309A
Other languages
Chinese (zh)
Inventor
Kaam Kees Marinus Maria Van
John Dielissen
Kees Gerard Willem Goossens
Original Assignee
Koninkl Philips Electronics Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninkl Philips Electronics Nv filed Critical Koninkl Philips Electronics Nv
Publication of TW200634481A publication Critical patent/TW200634481A/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)

Abstract

An electronic device has a first module (50,52) including adjustable first clock circuitry (54) and a second module including (64) non-adjustable second clock circuitry (66). An interface between the first and second modules has a buffer arrangement (60,62). This enables an asynchronous interface to be provided between a central unit with non-adjustable clock circuitry and multiple units with pausible clocks.
TW094141309A 2004-11-27 2005-11-24 Globally asynchronous locally synchronous systems TW200634481A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB0426084A GB0426084D0 (en) 2004-11-27 2004-11-27 Globally asynchronous locally synchronous system

Publications (1)

Publication Number Publication Date
TW200634481A true TW200634481A (en) 2006-10-01

Family

ID=33561455

Family Applications (1)

Application Number Title Priority Date Filing Date
TW094141309A TW200634481A (en) 2004-11-27 2005-11-24 Globally asynchronous locally synchronous systems

Country Status (3)

Country Link
GB (1) GB0426084D0 (en)
TW (1) TW200634481A (en)
WO (1) WO2006056904A2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI566071B (en) * 2014-11-24 2017-01-11 輝達公司 Systems and methods for a pausible bisynchronous fifo
TWI794949B (en) * 2021-06-22 2023-03-01 美商谷歌有限責任公司 System-on-chip and method of independent clocking for configuration and status registers

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7568118B2 (en) * 2005-09-20 2009-07-28 Intel Corporation Deterministic operation of an input/output interface
WO2009147566A1 (en) * 2008-06-02 2009-12-10 Koninklijke Philips Electronics N.V. Asynchronous communication
EP4318254A1 (en) 2022-08-05 2024-02-07 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Semiconductor device system

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI566071B (en) * 2014-11-24 2017-01-11 輝達公司 Systems and methods for a pausible bisynchronous fifo
US9672008B2 (en) 2014-11-24 2017-06-06 Nvidia Corporation Pausible bisynchronous FIFO
TWI794949B (en) * 2021-06-22 2023-03-01 美商谷歌有限責任公司 System-on-chip and method of independent clocking for configuration and status registers

Also Published As

Publication number Publication date
WO2006056904A2 (en) 2006-06-01
GB0426084D0 (en) 2004-12-29
WO2006056904A3 (en) 2006-08-03

Similar Documents

Publication Publication Date Title
IL190919A0 (en) Solar power system with a number of photovoltaic modules
MY150146A (en) Techniques to manage wireless connections
GB2461462A (en) Flexible I/O connection system and method
ATE343170T1 (en) MODULAR MICROELECTRONICS SYSTEM FOR USE IN WEARABLE ELECTRONICS
AU4992499A (en) Wearable docking-holster system, with energy management, to support portable electronic devices
AU2003234307A1 (en) Synchronizing clock enablement in an electronic device
TW200741461A (en) Memory interface to bridge memory buses
TW200634626A (en) Input to interface element
ATE467203T1 (en) MODULAR MONITORING SYSTEM FOR CRITICAL ENVIRONMENTS
AU2003231962A8 (en) External clock to obtain multiple synchronized computer
ATE245839T1 (en) DATA PROCESSING SYSTEM HAVING A CARD-SHAPED CARRIER WITH A DISPLAY
DE502005010190D1 (en) Workpiece
GB2401250B (en) Heat sink
TW200727124A (en) Techniques to manage power for a mobile device
TW200625866A (en) Communication system, junction elements and network devices
TW200634481A (en) Globally asynchronous locally synchronous systems
TW200633478A (en) Two ways slider-type electronic device and sliding assembly
TW200638761A (en) Display module with a support structure
TW200743194A (en) Package structure
TW200624833A (en) On-chip hardware debug support units utilizing multiple asynchronous clocks
TW200601932A (en) Electronic device with monitor protective function
TW200511314A (en) Synchronous memory device having advanced data align circuit
GB0325842D0 (en) Computer system with first and second clock synthesizers
TW200702978A (en) DC uninterruptible power supply and computer device using the same
GB2443130A (en) Shelving