TW200622904A - Method for recognition of acyclic instruction patterns - Google Patents
Method for recognition of acyclic instruction patternsInfo
- Publication number
- TW200622904A TW200622904A TW094127292A TW94127292A TW200622904A TW 200622904 A TW200622904 A TW 200622904A TW 094127292 A TW094127292 A TW 094127292A TW 94127292 A TW94127292 A TW 94127292A TW 200622904 A TW200622904 A TW 200622904A
- Authority
- TW
- Taiwan
- Prior art keywords
- statement
- expressing
- variable
- program
- given
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/40—Transformation of program code
- G06F8/41—Compilation
- G06F8/44—Encoding
- G06F8/443—Optimisation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/60—Software deployment
- G06F8/65—Updates
- G06F8/658—Incremental updates; Differential updates
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/448—Execution paradigms, e.g. implementations of programming paradigms
- G06F9/4482—Procedural
- G06F9/4484—Executing subprograms
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Security & Cryptography (AREA)
- Devices For Executing Special Programs (AREA)
- Debugging And Monitoring (AREA)
- Stored Programmes (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US60099904P | 2004-08-12 | 2004-08-12 |
Publications (1)
Publication Number | Publication Date |
---|---|
TW200622904A true TW200622904A (en) | 2006-07-01 |
Family
ID=35908126
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW094127292A TW200622904A (en) | 2004-08-12 | 2005-08-11 | Method for recognition of acyclic instruction patterns |
Country Status (7)
Country | Link |
---|---|
US (1) | US8056064B2 (zh) |
EP (1) | EP1779240A2 (zh) |
JP (1) | JP2008510230A (zh) |
KR (1) | KR20070040805A (zh) |
CN (1) | CN101278262A (zh) |
TW (1) | TW200622904A (zh) |
WO (1) | WO2006020729A2 (zh) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8056067B2 (en) * | 2006-09-29 | 2011-11-08 | International Business Machines Corporation | Method, computer program product, and device for reducing delays in data processing |
US7543266B2 (en) | 2006-11-20 | 2009-06-02 | Microsoft Corporation | Lock-free state merging in parallelized constraint satisfaction problem solvers |
US8826255B1 (en) * | 2007-06-18 | 2014-09-02 | The Mathworks, Inc. | Restructuring control flow graphs generated from a model |
JP5039948B2 (ja) * | 2007-10-30 | 2012-10-03 | インターナショナル・ビジネス・マシーンズ・コーポレーション | プログラムを最適化するコンパイラ |
WO2010070384A1 (en) | 2008-12-17 | 2010-06-24 | Freescale Semiconductor, Inc. | Compiler optimisation like idiom recognition through pattern matching using value numbering |
US9213531B2 (en) * | 2014-05-01 | 2015-12-15 | Google Inc. | Methods to eliminate extra memory loads while accessing global variables in position independent code |
US10235190B2 (en) | 2016-12-14 | 2019-03-19 | International Business Machines Corporation | Executing instructions to store context information based on routine to be executed |
US20180165073A1 (en) * | 2016-12-14 | 2018-06-14 | International Business Machines Corporation | Context information based on type of routine being called |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH1091395A (ja) * | 1996-09-13 | 1998-04-10 | Toshiba Corp | プロセッサ |
US6631392B1 (en) * | 1999-07-30 | 2003-10-07 | Mips Technologies, Inc. | Method and apparatus for predicting floating-point exceptions |
US6363523B1 (en) * | 1999-11-12 | 2002-03-26 | Sun Microsystems, Inc. | Optimization of N-base typed arithmetic expressions |
US7171438B2 (en) * | 2002-11-12 | 2007-01-30 | Sandbridge Technologies, Inc. | Method for recognition of full-word saturating addition and subtraction |
-
2005
- 2005-08-11 TW TW094127292A patent/TW200622904A/zh unknown
- 2005-08-11 EP EP05785324A patent/EP1779240A2/en not_active Withdrawn
- 2005-08-11 US US11/573,563 patent/US8056064B2/en not_active Expired - Fee Related
- 2005-08-11 KR KR1020077002473A patent/KR20070040805A/ko not_active Application Discontinuation
- 2005-08-11 JP JP2007525771A patent/JP2008510230A/ja not_active Withdrawn
- 2005-08-11 WO PCT/US2005/028463 patent/WO2006020729A2/en active Application Filing
- 2005-08-11 CN CNA2005800273826A patent/CN101278262A/zh active Pending
Also Published As
Publication number | Publication date |
---|---|
JP2008510230A (ja) | 2008-04-03 |
EP1779240A2 (en) | 2007-05-02 |
US20080127148A1 (en) | 2008-05-29 |
WO2006020729A2 (en) | 2006-02-23 |
US8056064B2 (en) | 2011-11-08 |
KR20070040805A (ko) | 2007-04-17 |
CN101278262A (zh) | 2008-10-01 |
WO2006020729A3 (en) | 2008-01-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW200622904A (en) | Method for recognition of acyclic instruction patterns | |
Jacobs et al. | The VeriFast program verifier | |
Nielsen et al. | Temporal concurrent constraint programming: Denotation, logic and applications | |
TW200508973A (en) | An extensible type system for representing and checking consistency of program components during the process of compilation | |
ATE428141T1 (de) | Ereignis-basierte koordination prozessorientierter zusammengesetzter anwendungen | |
WO2008074382A8 (en) | Obfuscating computer program code | |
WO2008000497A3 (en) | Using status models in a computer system | |
DE602006003705D1 (de) | Transformation von Prozessmodellen für ereignis-basierte Koordination von zusammengesetzten Anwendungen | |
WO2002013004A3 (en) | Software-to-hardware compiler | |
WO2008000499A3 (en) | Using multiple status models in a computer system | |
ATE490522T1 (de) | Verfahren zur parametrierung eines maschengitters in abhängigkeit von dehnung mittels spektralanalyse | |
WO2008000504A3 (en) | Using status models with status transitions in a computer system | |
WO2008000500A3 (en) | Using status models with preconditions in a computer system | |
CN101859244A (zh) | 多工具链工程构建方法及系统 | |
CA2534331A1 (en) | Simple styling | |
CN103870308A (zh) | 一种数据处理方法及装置 | |
IN2013MU02879A (zh) | ||
ATE550725T1 (de) | Verfahren zur sicherung der ausführung eines vermittelnden sprachsoftwarecodes bei einer tragbaren anwendung | |
CN105718765A (zh) | 一种利用有限自动机实现代码混淆的方法 | |
CN104360906B (zh) | 一种基于差分约束系统与迭代模的高层次综合调度方法 | |
WO2003032157A1 (en) | Compiler | |
MX2008000623A (es) | Sistema y metodo para controlar multiples hilos de ejecucion de programa dentro de un procesador de hilos de ejecucion multiples. | |
DE602006021723D1 (de) | Regelung von prozessen | |
WO2008019256B1 (en) | Plasma processing system component analysis software and methods and systems for creating the same | |
CN105242935A (zh) | 一种执行程序源代码的显示界面生成系统和方法 |