TW200616174A - Stacked semiconductor package having adhesive/spacer structure and insulation - Google Patents

Stacked semiconductor package having adhesive/spacer structure and insulation

Info

Publication number
TW200616174A
TW200616174A TW094116914A TW94116914A TW200616174A TW 200616174 A TW200616174 A TW 200616174A TW 094116914 A TW094116914 A TW 094116914A TW 94116914 A TW94116914 A TW 94116914A TW 200616174 A TW200616174 A TW 200616174A
Authority
TW
Taiwan
Prior art keywords
die
adhesive
wire
spacer structure
electrically
Prior art date
Application number
TW094116914A
Other languages
Chinese (zh)
Other versions
TWI431729B (en
Inventor
Hyeog-Chan Kwon
Marcos Karnezos
Original Assignee
Chippac Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US10/969,303 external-priority patent/US20050258545A1/en
Priority claimed from US11/134,035 external-priority patent/US20050269692A1/en
Application filed by Chippac Inc filed Critical Chippac Inc
Publication of TW200616174A publication Critical patent/TW200616174A/en
Application granted granted Critical
Publication of TWI431729B publication Critical patent/TWI431729B/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48471—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area being a ball bond, i.e. wedge-to-ball, reverse stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48475—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
    • H01L2224/48476—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area
    • H01L2224/48477—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding)
    • H01L2224/48478—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding) the connecting portion being a wedge bond, i.e. wedge on pre-ball
    • H01L2224/48479—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding) the connecting portion being a wedge bond, i.e. wedge on pre-ball on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors

Abstract

Stacked semiconductor assemblies in which a device such as a die, or a package, or a heat spreader is stacked over a first wire-bonded die. An adhesive/spacer structure is situated between the first wire-bonded die and the device stacked over it, and the device has an electrically non-conductive surface facing the first wire-bonded die. That is, the first die is mounted active side upward on a first substrate and is electrically interconnected to the substrate by wire bonding; an adhesive/spacer structure is formed upon the active side of the first die; and a device such as a die or a package or a heat spreader, having an electrically nonconductive side, is mounted upon the adhesive/spacer structure with the electrically nonconductive side facing the first wire bonded die. The side of the device facing the first wire bonded die may be made electrically nonconductive by having an electrically insulating layer, such as a dielectric film adhesive. Also, methods for making the assemblies are disclosed.
TW094116914A 2004-05-24 2005-05-24 Stacked semiconductor package having adhesive/spacer structure and insulation TWI431729B (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US57395604P 2004-05-24 2004-05-24
US10/969,303 US20050258545A1 (en) 2004-05-24 2004-10-20 Multiple die package with adhesive/spacer structure and insulated die surface
US11/134,035 US20050269692A1 (en) 2004-05-24 2005-05-20 Stacked semiconductor package having adhesive/spacer structure and insulation

Publications (2)

Publication Number Publication Date
TW200616174A true TW200616174A (en) 2006-05-16
TWI431729B TWI431729B (en) 2014-03-21

Family

ID=50820097

Family Applications (1)

Application Number Title Priority Date Filing Date
TW094116914A TWI431729B (en) 2004-05-24 2005-05-24 Stacked semiconductor package having adhesive/spacer structure and insulation

Country Status (1)

Country Link
TW (1) TWI431729B (en)

Also Published As

Publication number Publication date
TWI431729B (en) 2014-03-21

Similar Documents

Publication Publication Date Title
TW200705519A (en) Semiconductor package without chip carrier and fabrication method thereof
SG145644A1 (en) Semiconductor device package with multi-chips and method of the same
SG146574A1 (en) Semiconductor device package having multi-chips with side-by-side configuration and the method of the same
JP2013197382A5 (en)
SG144135A1 (en) Multi-chips package and method of forming the same
JP2009302564A5 (en)
WO2009011077A1 (en) Semiconductor device and process for producing the same
TW200721399A (en) Semiconductor device, stacked semiconductor device, and manufacturing method for semiconductor device
WO2007146307B1 (en) Stack die packages
JP2008544540A5 (en)
TW200741997A (en) Stacked package structure and method for manufacturing the same
EP3633723A3 (en) Semiconductor device
WO2012074783A3 (en) Low-profile microelectronic package, method of manufacturing same, and electronic assembly containing same
JP2013069808A5 (en)
WO2012061091A3 (en) Encapsulated die, microelectronic package containing same, and method of manufacturing said microelectronic package
JP2010153505A5 (en)
SG145666A1 (en) Semiconductor device package with die receiving through-hole and connecting through hole and method of the same
SG148987A1 (en) Inter-connecting structure for semiconductor device package and method of the same
WO2011142582A3 (en) Stacked semiconductor package
TW200727497A (en) Dielectric isolation type semiconductor device and manufacturing method therefor
TW200504982A (en) Semiconductor device and manufacturing method thereof
TW200612440A (en) Polymer-matrix conductive film and method for fabricating the same
WO2010123647A3 (en) Substrate based light source package with electrical leads
US9704794B2 (en) Electronic device with die being sunk in substrate
WO2011157171A2 (en) Insulating ring for packaging, insulating ring assembly and package