TW200615847A - In-circuit configuration architecture with configuration on initialization function for embedded configurable logic array - Google Patents
In-circuit configuration architecture with configuration on initialization function for embedded configurable logic arrayInfo
- Publication number
- TW200615847A TW200615847A TW093133842A TW93133842A TW200615847A TW 200615847 A TW200615847 A TW 200615847A TW 093133842 A TW093133842 A TW 093133842A TW 93133842 A TW93133842 A TW 93133842A TW 200615847 A TW200615847 A TW 200615847A
- Authority
- TW
- Taiwan
- Prior art keywords
- configuration
- logic array
- configurable logic
- instructions
- integrated circuit
- Prior art date
Links
Abstract
A system-on-chip integrated circuit that includes a configurable logic array, a processor core, and a memory adapted to store instructions for a mission function, and instructions for a configuration load function used to load configuration data on to the integrated circuit via an input port on the integrated circuit from an external source. The processor fetches and executes the instructions from the memory. Configuration data receive using the configuration load function is used to configure the configurable logic array. Instructions are stored in the memory for an initialization function used to transfer the configuration data to the programmable configuration points within the configurable logic array in response to an initialization event.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW93133842A TWI280502B (en) | 2004-11-05 | 2004-11-05 | In-circuit configuration architecture with configuration on initialization function for embedded configurable logic array |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW93133842A TWI280502B (en) | 2004-11-05 | 2004-11-05 | In-circuit configuration architecture with configuration on initialization function for embedded configurable logic array |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200615847A true TW200615847A (en) | 2006-05-16 |
TWI280502B TWI280502B (en) | 2007-05-01 |
Family
ID=38742518
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW93133842A TWI280502B (en) | 2004-11-05 | 2004-11-05 | In-circuit configuration architecture with configuration on initialization function for embedded configurable logic array |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI280502B (en) |
-
2004
- 2004-11-05 TW TW93133842A patent/TWI280502B/en active
Also Published As
Publication number | Publication date |
---|---|
TWI280502B (en) | 2007-05-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7414428B2 (en) | Non-volatile memory configuration scheme for volatile-memory-based programmable circuits in an FPGA | |
EP2664067B1 (en) | Extending a processor system within an integrated circuit | |
WO2009023637A3 (en) | Memory device and method having on-board processing logic for facilitating interface with multiple processors, and computer system using same | |
WO2006130208A3 (en) | Translation information retrieval | |
TWI257099B (en) | Integrated circuit device for providing selectively variable write latency and method thereof | |
DE602007002484D1 (en) | MEMORY DEVICE WITH MODE-SELECTABLE PRELOAD AND CLOCK-TO-CORE CLOCK | |
WO2005081799A3 (en) | Upgradeable and reconfigurable programmable logic device | |
WO2007033357A3 (en) | Semiconductor memory with reset function | |
WO2008014493A3 (en) | Configurable processor module accelerator using a progrmmable logic device | |
JP2017517067A5 (en) | ||
TW200622621A (en) | Data processing device, data processing program, and storage medium storing the data processing program | |
TW200700755A (en) | System and scanout circuits with error resilience circuit | |
TW200707459A (en) | Identical chips with different operations in a system | |
WO2004030034A3 (en) | Test mode control circuit for reconfiguring a device pin of an integrated circuit chip | |
WO2007120970A3 (en) | Bit line precharge in embedded memory | |
EP1598747A3 (en) | Programmable configuration integrated circuit | |
WO2009037831A1 (en) | Flip-flop circuit | |
DE60228223D1 (en) | AN ARRANGEMENT TO ACCESS ACCESS IN A DATA PROCESSOR | |
TW200723299A (en) | Multi-port memory device with serial input/output interface | |
US20150058544A1 (en) | Flash memory apparatus with serial interface and reset method thereof | |
WO2007067423A3 (en) | Integrated circuit with configurable bypass capacitance | |
Lai et al. | ICAP-I: A reusable interface for the internal reconfiguration of Xilinx FPGAs | |
TW200615847A (en) | In-circuit configuration architecture with configuration on initialization function for embedded configurable logic array | |
US7472224B1 (en) | Reconfigurable processing node including first and second processor cores | |
TW200615843A (en) | In-circuit configuration architecture for embedded configurable logic array |