TW200611349A - Semiconductor package and fabrication method thereof - Google Patents
Semiconductor package and fabrication method thereofInfo
- Publication number
- TW200611349A TW200611349A TW094101785A TW94101785A TW200611349A TW 200611349 A TW200611349 A TW 200611349A TW 094101785 A TW094101785 A TW 094101785A TW 94101785 A TW94101785 A TW 94101785A TW 200611349 A TW200611349 A TW 200611349A
- Authority
- TW
- Taiwan
- Prior art keywords
- chip
- thermal expansion
- substrate
- semiconductor package
- coefficient
- Prior art date
Links
- 238000000034 method Methods 0.000 title abstract 5
- 239000004065 semiconductor Substances 0.000 title abstract 3
- 238000004519 manufacturing process Methods 0.000 title abstract 2
- 239000000758 substrate Substances 0.000 abstract 4
- 230000008878 coupling Effects 0.000 abstract 3
- 238000010168 coupling process Methods 0.000 abstract 3
- 238000005859 coupling reaction Methods 0.000 abstract 3
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00011—Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/711,503 US20060060980A1 (en) | 2004-09-22 | 2004-09-22 | Ic package having ground ic chip and method of manufacturing same |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200611349A true TW200611349A (en) | 2006-04-01 |
TWI253695B TWI253695B (en) | 2006-04-21 |
Family
ID=36073081
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW094101785A TWI253695B (en) | 2004-09-22 | 2005-01-21 | Semiconductor package and fabrication method thereof |
Country Status (4)
Country | Link |
---|---|
US (1) | US20060060980A1 (zh) |
CN (2) | CN2838038Y (zh) |
SG (1) | SG121026A1 (zh) |
TW (1) | TWI253695B (zh) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060060980A1 (en) * | 2004-09-22 | 2006-03-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Ic package having ground ic chip and method of manufacturing same |
US20070246821A1 (en) * | 2006-04-20 | 2007-10-25 | Lu Szu W | Utra-thin substrate package technology |
KR20160122172A (ko) | 2014-02-13 | 2016-10-21 | 허니웰 인터내셔날 인코포레이티드 | 압축성 열전도 재료 |
WO2017107030A1 (en) * | 2015-12-22 | 2017-06-29 | Intel Corporation | Eliminating die shadow effects by dummy die beams for solder joint reliability improvement |
KR102554661B1 (ko) | 2016-03-08 | 2023-07-13 | 허니웰 인터내셔널 인코포레이티드 | 상 변화 물질 |
US11041103B2 (en) | 2017-09-08 | 2021-06-22 | Honeywell International Inc. | Silicone-free thermal gel |
US11072706B2 (en) | 2018-02-15 | 2021-07-27 | Honeywell International Inc. | Gel-type thermal interface material |
US10854552B2 (en) * | 2018-06-29 | 2020-12-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method of manufacture |
US11373921B2 (en) | 2019-04-23 | 2022-06-28 | Honeywell International Inc. | Gel-type thermal interface material with low pre-curing viscosity and elastic properties post-curing |
CN110957288B (zh) * | 2019-11-25 | 2021-07-13 | 北京遥测技术研究所 | 一种大功率器件散热装置及方法 |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100214549B1 (ko) * | 1996-12-30 | 1999-08-02 | 구본준 | 버텀리드 반도체 패키지 |
US6040631A (en) * | 1999-01-27 | 2000-03-21 | International Business Machines Corporation | Method of improved cavity BGA circuit package |
US6245677B1 (en) * | 1999-07-28 | 2001-06-12 | Noor Haq | Backside chemical etching and polishing |
US6559525B2 (en) * | 2000-01-13 | 2003-05-06 | Siliconware Precision Industries Co., Ltd. | Semiconductor package having heat sink at the outer surface |
JP2002222901A (ja) * | 2001-01-29 | 2002-08-09 | Sony Corp | 半導体デバイスの実装方法及びその実装構造、半導体装置の製造方法及び半導体装置 |
US6607942B1 (en) * | 2001-07-26 | 2003-08-19 | Taiwan Semiconductor Manufacturing Company | Method of fabricating as grooved heat spreader for stress reduction in an IC package |
JP4023159B2 (ja) * | 2001-07-31 | 2007-12-19 | ソニー株式会社 | 半導体装置の製造方法及び積層半導体装置の製造方法 |
US6552267B2 (en) * | 2001-08-13 | 2003-04-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | Microelectronic assembly with stiffening member |
US7015066B2 (en) * | 2001-09-05 | 2006-03-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for stress reduction in flip chip bump during flip chip mounting and underfill process steps of making a microelectronic assembly |
US6939789B2 (en) * | 2002-05-13 | 2005-09-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of wafer level chip scale packaging |
US6782897B2 (en) * | 2002-05-23 | 2004-08-31 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of protecting a passivation layer during solder bump formation |
US7358618B2 (en) * | 2002-07-15 | 2008-04-15 | Rohm Co., Ltd. | Semiconductor device and manufacturing method thereof |
US6656827B1 (en) * | 2002-10-17 | 2003-12-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Electrical performance enhanced wafer level chip scale package with ground |
US20060060980A1 (en) * | 2004-09-22 | 2006-03-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Ic package having ground ic chip and method of manufacturing same |
-
2004
- 2004-09-22 US US10/711,503 patent/US20060060980A1/en not_active Abandoned
-
2005
- 2005-01-20 SG SG200500308A patent/SG121026A1/en unknown
- 2005-01-21 TW TW094101785A patent/TWI253695B/zh active
- 2005-04-01 CN CNU2005200113059U patent/CN2838038Y/zh not_active Expired - Lifetime
- 2005-04-01 CN CNB2005100597920A patent/CN100394566C/zh active Active
Also Published As
Publication number | Publication date |
---|---|
CN2838038Y (zh) | 2006-11-15 |
TWI253695B (en) | 2006-04-21 |
US20060060980A1 (en) | 2006-03-23 |
SG121026A1 (en) | 2006-04-26 |
CN1753157A (zh) | 2006-03-29 |
CN100394566C (zh) | 2008-06-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW200611349A (en) | Semiconductor package and fabrication method thereof | |
TW200625572A (en) | Three dimensional package structure of semiconductor chip embedded in substrate and method for fabricating the same | |
SG160403A1 (en) | Semiconductor device | |
TW200629490A (en) | Semiconductor device, method of manufacturing the same, capacitor structure, and method of manufacturing the same | |
TW200737383A (en) | Substrate with built-in chip and method for manufacturing substrate with built-in chip | |
WO2005004195A3 (en) | Method and apparatus for packaging integrated circuit devices | |
WO2002086971A3 (en) | Multichip module fabricated on a semiconductor or dielectric wafer and method for manufacturing same | |
TW200611389A (en) | Integrated circuit package device and method for manufacturing the same | |
WO2003054954A3 (en) | Electrical/optical integration scheme using direct copper bonding | |
SG153719A1 (en) | System-in-package having integrated passive devices and method therefor | |
WO2005091366A3 (de) | Halbleitermodul mit einem kopplungssubstrat und verfahren zur herstellung desselben | |
WO2006055476A3 (en) | Method of integrating optical devices and electronic devices on an integrated circuit | |
SE0801620L (sv) | Metoder för tillverkning av en startsubstratskiva för halvledartillverkning, med skivgenomgående anslutningar | |
TW200721421A (en) | Semiconductor structure and method of assembly | |
TW200620587A (en) | Package structure with embedded chip and method for fabricating the same | |
WO2007016649A3 (en) | Double-sided package for power module | |
TW200620578A (en) | Manufacturing method of chip integrated substrate | |
ATE377843T1 (de) | Multichip-schaltungsmodul und verfahren zur herstellung hierzu | |
SG98431A1 (en) | Low profile integrated circuit packages | |
WO2010141351A3 (en) | Wafer bonding technique in nitride semiconductors | |
TW200611614A (en) | Circuit device and method of producing the same | |
WO2012177934A3 (en) | Integrated circuits with components on both sides of a selected substrate and methods of fabrication | |
MY125437A (en) | Semiconductor device, semiconductor wafer, semiconductor module and a method of manufacturing semiconductor device | |
WO2004059728A3 (en) | Method of fabricating an integrated circuit and semiconductor chip | |
WO2003021672A3 (en) | An electronic package having a thermal stretching layer |