TW200515419A - Method for creating link between check page and logic page in child bock under a parent and child architecture - Google Patents

Method for creating link between check page and logic page in child bock under a parent and child architecture

Info

Publication number
TW200515419A
TW200515419A TW092130117A TW92130117A TW200515419A TW 200515419 A TW200515419 A TW 200515419A TW 092130117 A TW092130117 A TW 092130117A TW 92130117 A TW92130117 A TW 92130117A TW 200515419 A TW200515419 A TW 200515419A
Authority
TW
Taiwan
Prior art keywords
block
page
child
logic
parent
Prior art date
Application number
TW092130117A
Other languages
Chinese (zh)
Other versions
TWI236020B (en
Inventor
Wee-Kuan Gan
Chu-Cheng Liang
Original Assignee
Phison Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Phison Electronics Corp filed Critical Phison Electronics Corp
Priority to TW92130117A priority Critical patent/TWI236020B/en
Publication of TW200515419A publication Critical patent/TW200515419A/en
Application granted granted Critical
Publication of TWI236020B publication Critical patent/TWI236020B/en

Links

Abstract

The present invention relates to a method for creating a link between a check page and a logic page in a child bock under a parent and child architecture, and more particularly to a method creating a link between a check page and a logic page in a child block of a flash memory. When a host system writes data in a logic address of a flash memory, a manager defines a physical block corresponding to the logic block as a parent block and acquires a new block from spare blocks and defines the acquired block as a child block. The parent block and the logic block pointed by the child block are the same logic block, and data is recorded in a page of the child block. Furthermore, the remaining page is used to generate a check page for recording to which page of the parent ock the page in the child block belongs. When the check page is used to form the logic page for reading the block in the next time, manager can ascertain if the data shall be accessed from the parent block or the child block.
TW92130117A 2003-10-29 2003-10-29 Linkage method for establishing sub-block checking page and logic page under parent and child structure TWI236020B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW92130117A TWI236020B (en) 2003-10-29 2003-10-29 Linkage method for establishing sub-block checking page and logic page under parent and child structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW92130117A TWI236020B (en) 2003-10-29 2003-10-29 Linkage method for establishing sub-block checking page and logic page under parent and child structure

Publications (2)

Publication Number Publication Date
TW200515419A true TW200515419A (en) 2005-05-01
TWI236020B TWI236020B (en) 2005-07-11

Family

ID=36648928

Family Applications (1)

Application Number Title Priority Date Filing Date
TW92130117A TWI236020B (en) 2003-10-29 2003-10-29 Linkage method for establishing sub-block checking page and logic page under parent and child structure

Country Status (1)

Country Link
TW (1) TWI236020B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI381386B (en) * 2008-08-04 2013-01-01 Phison Electronics Corp Method for managing data and storage apparatus thereof and controller thereof

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI381386B (en) * 2008-08-04 2013-01-01 Phison Electronics Corp Method for managing data and storage apparatus thereof and controller thereof

Also Published As

Publication number Publication date
TWI236020B (en) 2005-07-11

Similar Documents

Publication Publication Date Title
WO2004040453A3 (en) Method and apparatus for grouping pages within a block
GB2446355A (en) A controller for non-volatile memories, and methods of operating the memory controller
TWI662410B (en) Data storage device and methods for processing data in the data storage device
CN107845405B (en) Error correction code unit for flash memory device, self-test method and controller
ATE477537T1 (en) PREDICTIVE GENERATION OF ERROR CORRECTION CODES FOR HIGH-SPEED BYTE WRITE IN A SEMICONDUCTOR MEMORY
TW200506609A (en) Data storage device, management information updating method in data storage device, and computer program
TW200721016A (en) Memory system and method of writing into nonvolatile semiconductor memory
WO2008150927A3 (en) System including a fine-grained memory and a less-fine-grained memory
US8504898B2 (en) Storage apparatus, controller and data accessing method thereof
WO2004059651A3 (en) Nonvolatile memory unit with specific cache
WO2005045631A3 (en) A method and system for storing, retrieving, and managing data for tags
TW200736909A (en) Memory controller for flash memory
DE602005020627D1 (en) DYNAMIC LOADING OF VIRTUAL VOLUME DATA IN A VIRTUAL BANDSERVER
SG190955A1 (en) Transaction log recovery
TW200746155A (en) Semiconductor memory and method for testing the same
WO2005006196A3 (en) Data integrety of a non valatile cache upon os cache driver operation
ATE350700T1 (en) HOLDING INFORMATION IN ONE OR MORE MULTIPLE VIRTUAL VOLUME UNITS
TW200513902A (en) Automatic register backup/restore system and method
US8176267B2 (en) Data accessing method for flash memory storage device having data perturbation module, and storage system and controller using the same
CN102750982A (en) Burning method and system of encrypted memory chip
TW200636746A (en) Method and system for accessing logical data blocks in a storage system that includes multiple memories which are connected to at least one common bus
TW202044046A (en) A data storage device and a data processing method
CN102591737A (en) Data writing and reading method, memory controller and memory storage device
TW200515419A (en) Method for creating link between check page and logic page in child bock under a parent and child architecture
US10289334B2 (en) Valid data merging method, memory controller and memory storage apparatus

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees