TW200502731A - Tree based memory structure - Google Patents
Tree based memory structureInfo
- Publication number
- TW200502731A TW200502731A TW093114309A TW93114309A TW200502731A TW 200502731 A TW200502731 A TW 200502731A TW 093114309 A TW093114309 A TW 093114309A TW 93114309 A TW93114309 A TW 93114309A TW 200502731 A TW200502731 A TW 200502731A
- Authority
- TW
- Taiwan
- Prior art keywords
- memory
- devices
- tree based
- memory structure
- based memory
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
- G06F11/2002—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where interconnections or communication control functionality are redundant
- G06F11/2007—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where interconnections or communication control functionality are redundant using redundant communication media
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
- G06F11/2002—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where interconnections or communication control functionality are redundant
- G06F11/2005—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where interconnections or communication control functionality are redundant using redundant communication controllers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
- G06F13/1652—Handling requests for interconnection or transfer for access to memory bus based on arbitration in a multiprocessor architecture
- G06F13/1657—Access to multiple memories
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1666—Error detection or correction of the data by redundancy in hardware where the redundant component is memory or memory area
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Quality & Reliability (AREA)
- Small-Scale Networks (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Multi Processors (AREA)
- Hardware Redundancy (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/449,216 US20040243769A1 (en) | 2003-05-30 | 2003-05-30 | Tree based memory structure |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200502731A true TW200502731A (en) | 2005-01-16 |
TWI237171B TWI237171B (en) | 2005-08-01 |
Family
ID=33451712
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW093114309A TWI237171B (en) | 2003-05-30 | 2004-05-20 | Tree based memory structure |
Country Status (7)
Country | Link |
---|---|
US (1) | US20040243769A1 (zh) |
EP (1) | EP1629390A2 (zh) |
JP (1) | JP4290730B2 (zh) |
KR (1) | KR20060015324A (zh) |
CN (1) | CN1799034B (zh) |
TW (1) | TWI237171B (zh) |
WO (1) | WO2004109500A2 (zh) |
Families Citing this family (36)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7836252B2 (en) * | 2002-08-29 | 2010-11-16 | Micron Technology, Inc. | System and method for optimizing interconnections of memory devices in a multichip module |
US7389364B2 (en) * | 2003-07-22 | 2008-06-17 | Micron Technology, Inc. | Apparatus and method for direct memory access in a hub-based memory system |
US7194593B2 (en) | 2003-09-18 | 2007-03-20 | Micron Technology, Inc. | Memory hub with integrated non-volatile memory |
US7120743B2 (en) | 2003-10-20 | 2006-10-10 | Micron Technology, Inc. | Arbitration system and method for memory responses in a hub-based memory system |
US7366864B2 (en) | 2004-03-08 | 2008-04-29 | Micron Technology, Inc. | Memory hub architecture having programmable lane widths |
US7392331B2 (en) | 2004-08-31 | 2008-06-24 | Micron Technology, Inc. | System and method for transmitting data packets in a computer system having a memory hub architecture |
US7350048B1 (en) * | 2004-10-28 | 2008-03-25 | Sun Microsystems, Inc. | Memory system topology |
US8452929B2 (en) | 2005-04-21 | 2013-05-28 | Violin Memory Inc. | Method and system for storage of data in non-volatile media |
US9384818B2 (en) | 2005-04-21 | 2016-07-05 | Violin Memory | Memory power management |
US9286198B2 (en) | 2005-04-21 | 2016-03-15 | Violin Memory | Method and system for storage of data in non-volatile media |
CA2597692A1 (en) | 2005-04-21 | 2006-11-02 | Violin Memory, Inc. | Interconnection system |
US9582449B2 (en) | 2005-04-21 | 2017-02-28 | Violin Memory, Inc. | Interconnection system |
US8112655B2 (en) | 2005-04-21 | 2012-02-07 | Violin Memory, Inc. | Mesosynchronous data bus apparatus and method of data transmission |
DE102006045113B3 (de) | 2006-09-25 | 2008-04-03 | Qimonda Ag | Speichermodul-System, Speichermodul, Buffer-Bauelement, Speichermodul-Platine, und Verfahren zum Betreiben eines Speichermoduls |
US8028186B2 (en) | 2006-10-23 | 2011-09-27 | Violin Memory, Inc. | Skew management in an interconnection system |
US8019949B2 (en) * | 2007-06-27 | 2011-09-13 | International Business Machines Corporation | High capacity memory subsystem architecture storing interleaved data for reduced bus speed |
US7921264B2 (en) * | 2007-06-27 | 2011-04-05 | International Business Machines Corporation | Dual-mode memory chip for high capacity memory subsystem |
US8037272B2 (en) * | 2007-06-27 | 2011-10-11 | International Business Machines Corporation | Structure for memory chip for high capacity memory subsystem supporting multiple speed bus |
US7996641B2 (en) * | 2007-06-27 | 2011-08-09 | International Business Machines Corporation | Structure for hub for supporting high capacity memory subsystem |
US7818512B2 (en) * | 2007-06-27 | 2010-10-19 | International Business Machines Corporation | High capacity memory subsystem architecture employing hierarchical tree configuration of memory modules |
US8037270B2 (en) * | 2007-06-27 | 2011-10-11 | International Business Machines Corporation | Structure for memory chip for high capacity memory subsystem supporting replication of command data |
US8037258B2 (en) * | 2007-06-27 | 2011-10-11 | International Business Machines Corporation | Structure for dual-mode memory chip for high capacity memory subsystem |
US20090006774A1 (en) * | 2007-06-27 | 2009-01-01 | Gerald Keith Bartley | High Capacity Memory Subsystem Architecture Employing Multiple-Speed Bus |
US7822936B2 (en) * | 2007-06-27 | 2010-10-26 | International Business Machines Corporation | Memory chip for high capacity memory subsystem supporting replication of command data |
US7809913B2 (en) * | 2007-06-27 | 2010-10-05 | International Business Machines Corporation | Memory chip for high capacity memory subsystem supporting multiple speed bus |
US7921271B2 (en) * | 2007-06-27 | 2011-04-05 | International Business Machines Corporation | Hub for supporting high capacity memory subsystem |
US8381220B2 (en) * | 2007-10-31 | 2013-02-19 | International Business Machines Corporation | Job scheduling and distribution on a partitioned compute tree based on job priority and network utilization |
US8732360B2 (en) * | 2007-11-26 | 2014-05-20 | Spansion Llc | System and method for accessing memory |
WO2010002411A1 (en) * | 2008-07-03 | 2010-01-07 | Hewlett-Packard Development Company, L.P. | Memory server |
US20100241783A1 (en) * | 2009-03-23 | 2010-09-23 | Honeywell International Inc. | Memory node for use within a data storage system having a plurality of interconnected memory nodes |
US9728526B2 (en) | 2013-05-29 | 2017-08-08 | Sandisk Technologies Llc | Packaging of high performance system topology for NAND memory systems |
US9324389B2 (en) | 2013-05-29 | 2016-04-26 | Sandisk Technologies Inc. | High performance system topology for NAND memory systems |
CN105122227B (zh) * | 2013-05-29 | 2018-10-23 | 桑迪士克科技有限责任公司 | 用于nand存储器系统的高性能系统拓补 |
US9239768B2 (en) * | 2013-08-21 | 2016-01-19 | Advantest Corporation | Distributed pin map memory |
US9703702B2 (en) | 2013-12-23 | 2017-07-11 | Sandisk Technologies Llc | Addressing auto address assignment and auto-routing in NAND memory network |
WO2017020934A1 (en) * | 2015-07-31 | 2017-02-09 | Hewlett-Packard Development Company, L.P. | Methods to create logical trees of memory systems |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0596651A1 (en) * | 1992-11-02 | 1994-05-11 | National Semiconductor Corporation | Network for data communication with isochronous capability |
US5392285A (en) * | 1993-03-31 | 1995-02-21 | Intel Corporation | Cascading twisted pair ethernet hubs by designating one hub as a master and designating all other hubs as slaves |
US5675735A (en) * | 1994-06-29 | 1997-10-07 | Digital Equipment Corporation | Method and apparatus for interconnecting network devices in a networking hub |
US5812792A (en) * | 1994-07-22 | 1998-09-22 | Network Peripherals, Inc. | Use of video DRAM for memory storage in a local area network port of a switching hub |
US6175571B1 (en) * | 1994-07-22 | 2001-01-16 | Network Peripherals, Inc. | Distributed memory switching hub |
US6172983B1 (en) * | 1997-03-13 | 2001-01-09 | Siemens Information And Communication Networks, Inc. | Hub dominated method and system for managing network collisions |
US6587912B2 (en) * | 1998-09-30 | 2003-07-01 | Intel Corporation | Method and apparatus for implementing multiple memory buses on a memory module |
US6385695B1 (en) * | 1999-11-09 | 2002-05-07 | International Business Machines Corporation | Method and system for maintaining allocation information on data castout from an upper level cache |
US6785835B2 (en) * | 2000-01-25 | 2004-08-31 | Hewlett-Packard Development Company, L.P. | Raid memory |
US6751684B2 (en) * | 2000-12-21 | 2004-06-15 | Jonathan M. Owen | System and method of allocating bandwidth to a plurality of devices interconnected by a plurality of point-to-point communication links |
US20020161453A1 (en) * | 2001-04-25 | 2002-10-31 | Peltier Michael G. | Collective memory network for parallel processing and method therefor |
US6934300B2 (en) * | 2001-05-04 | 2005-08-23 | M&S Systems, L.P. | Initialization method for an entertainment and communications network |
US6615322B2 (en) * | 2001-06-21 | 2003-09-02 | International Business Machines Corporation | Two-stage request protocol for accessing remote memory data in a NUMA data processing system |
US7133972B2 (en) * | 2002-06-07 | 2006-11-07 | Micron Technology, Inc. | Memory hub with internal cache and/or memory access prediction |
US6754117B2 (en) * | 2002-08-16 | 2004-06-22 | Micron Technology, Inc. | System and method for self-testing and repair of memory modules |
US6820181B2 (en) * | 2002-08-29 | 2004-11-16 | Micron Technology, Inc. | Method and system for controlling memory accesses to memory modules having a memory hub architecture |
US7146480B2 (en) * | 2003-01-23 | 2006-12-05 | Hewlett-Packard Development Company, L.P. | Configurable memory system |
US20040225725A1 (en) * | 2003-02-19 | 2004-11-11 | Nec Corporation | Network system, learning bridge node, learning method and its program |
-
2003
- 2003-05-30 US US10/449,216 patent/US20040243769A1/en not_active Abandoned
-
2004
- 2004-05-20 KR KR1020057022895A patent/KR20060015324A/ko not_active Application Discontinuation
- 2004-05-20 TW TW093114309A patent/TWI237171B/zh not_active IP Right Cessation
- 2004-05-20 WO PCT/US2004/015986 patent/WO2004109500A2/en active Application Filing
- 2004-05-20 JP JP2006514914A patent/JP4290730B2/ja not_active Expired - Fee Related
- 2004-05-20 EP EP04785699A patent/EP1629390A2/en not_active Withdrawn
- 2004-05-20 CN CN2004800151025A patent/CN1799034B/zh not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP2006526226A (ja) | 2006-11-16 |
TWI237171B (en) | 2005-08-01 |
WO2004109500A3 (en) | 2005-07-14 |
JP4290730B2 (ja) | 2009-07-08 |
WO2004109500A2 (en) | 2004-12-16 |
CN1799034A (zh) | 2006-07-05 |
KR20060015324A (ko) | 2006-02-16 |
EP1629390A2 (en) | 2006-03-01 |
CN1799034B (zh) | 2010-05-26 |
US20040243769A1 (en) | 2004-12-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW200502731A (en) | Tree based memory structure | |
WO2004051479A3 (en) | Heartbeat mechanism for cluster systems | |
WO2001084338A3 (en) | Cluster configuration repository | |
GB2446359A (en) | Architecture for operational support system | |
WO2003083724A8 (en) | Metadata database management system and method therfor | |
GB2408817B (en) | Disk array system | |
WO2002061612A3 (en) | Data structure for information systems | |
WO2004097599A3 (en) | Rich media publishing | |
WO2002101573A3 (en) | Modular server architecture | |
WO2001080488A3 (en) | Methods and systems for managing virtual addresses for virtual networks | |
AU5286400A (en) | Congestion management in distributed computer system | |
WO2001095113A3 (en) | Fabric cache | |
CA2375863A1 (en) | System and method for multi-stage data logging | |
AU2003250670A1 (en) | Data store management system and method for wireless devices | |
WO2004040404A3 (en) | Abstracted node discovery | |
SG125173A1 (en) | Platform for data services across disparate application frameworks | |
NZ518400A (en) | Partitioned memory device having characteristics of different memory technologies | |
AU4845900A (en) | Network accessible quotation and shipping system | |
SG161190A1 (en) | Configuring user-customized services for networked devices | |
WO2004021226A3 (en) | Methods and systems for storage architectures | |
WO2004038554A3 (en) | System with multiple path fail over, fail back and load balancing | |
AU2002228754A1 (en) | Network connected computing system including storage system | |
WO2004036371A3 (en) | System and method for dynamic bandwidth provisioning | |
WO2004092869A3 (en) | Data matrix method and system for distribution of data | |
WO2008076760A3 (en) | Distributed authentication, authorization and accounting |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |