TW200427236A - Encoding technology to detect and correct error - Google Patents

Encoding technology to detect and correct error Download PDF

Info

Publication number
TW200427236A
TW200427236A TW92113851A TW92113851A TW200427236A TW 200427236 A TW200427236 A TW 200427236A TW 92113851 A TW92113851 A TW 92113851A TW 92113851 A TW92113851 A TW 92113851A TW 200427236 A TW200427236 A TW 200427236A
Authority
TW
Taiwan
Prior art keywords
value
error
errors
zero
double
Prior art date
Application number
TW92113851A
Other languages
Chinese (zh)
Other versions
TWI234937B (en
Inventor
ming-cai Chen
Wen-Yao Huang
Chan-Chang Hua
Jeng-Chen Lu
Original Assignee
Edimax Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Edimax Technology Co Ltd filed Critical Edimax Technology Co Ltd
Priority to TW92113851A priority Critical patent/TWI234937B/en
Publication of TW200427236A publication Critical patent/TW200427236A/en
Application granted granted Critical
Publication of TWI234937B publication Critical patent/TWI234937B/en

Links

Landscapes

  • Detection And Correction Of Errors (AREA)

Abstract

The present invention provides an encoding technology to detect and correct errors, wherein the parity check sum that is simple for computation is mainly used and varied for application. The data string is projected from a single sequence into a two-dimensional space (byte position-bit position), so that each bit becomes one point in the two-dimensional space. When a single error occurs, only one point appears in the two-dimensional space and is corrected. If there are two errors, two points appear in the two-dimensional space and are detected; thereby the purpose of correcting a single error and detecting double errors is achieved.

Description

200427236 五、發明說明(1) 《技術領域》 本發明係為一 M m 卜 化運用’將資科串由2用:算簡易的邏輯檢查碼,加以變 錯誤則〜雙錯度空間,而達單, 《先前技術》 產 生 •錯 誤 J , 造 成 不 1 C a 1 行 偵 錯 之 具 備 更 正 t & R 增 力口 網 路 統 中 儲 存 時 5 究 竟 反 而 幫 了 錯 誤 的 方 饭 置 時 5 更 正 9 間 ( 運 算 的 方 法 9 的次:及原因繁多,並且針對 :2輪所產生錯誤 :響,進而繁衍出各種不 :,成不 目别在網路上傳輸大多以CR=錯技術, Redundancy C h e 又' 動作,而該C R C技術只能偵知二上^技術進行偵錯之 錯誤之能力,所以須配合重錯誤,並不具備更正 ’不但浪# Hi μ Λ & ),並上^ :更容易増加網 e t r a n s m …、一 .(T …〇 u … 所謂的備份檔,而極浪費空間,案系統中儲存 是正播錯誤,•是備份錯誤,則叙致時’究竟 倒忙,所以有所謂的雙份備# ::二反而幫了 法,其對空間之浪費可卜萬=判錯誤的力 則1'判’&而其只能達到單一錯誤的债 :時, ▲惟,如上述C R C技術之偵錯方法,時=正; 效率),空間(記憶體)之中做選擇,省介門a (運算 常因計算繁雜而不實用,而常常為人所詬病的方法, 負荷(丁 r a f200427236 V. Description of the invention (1) "Technical Field" The present invention is an application of "Mm" to use the string of resources for two purposes: to calculate a simple logical check code, and to add errors to the double-error space. Single, "Prior Art" produces • Error J, which causes no corrections for 1 C a 1 line debugging t & R when stored in the Zenglikou network system 5 actually helped to set the wrong recipe 5 correct 9 The method of operation (9 times): There are many reasons, and the aim is: 2 rounds of errors: ringing, and then multiplying various kinds of failures: transmissions on the network are mostly CR = wrong technology, Redundancy C he again 'Action, and the CRC technique can only detect the error detection capability of the Er Shang ^ technique, so it must cooperate with heavy errors and does not have the ability to correct' 不 不 浪 # Hi μ Λ &), and make ^: easier増 加 网 etransm…, I. (T… 〇u… The so-called backup file, which is extremely wasteful of space, the storage in the case system is a forward broadcast error, • it is a backup error, then when the story is over There is a so-called double share preparation #: 2: Instead, it helps the law, its waste of space is worthless = the force of wrong judgment is 1 'sentence', and it can only reach a single wrong debt: Shi, ▲, For example, the above CRC technology's error detection method, time = positive; efficiency), choose between space (memory), provincial gate a (computation is often impractical due to complicated calculations, and is often criticized by people. Load (Ding raf

第6頁 200427236Page 6 200427236

因此’如何將上述缺失加 欲解決之技術困難點之所在。 以摒除,即為本案發明So 'how to add the above-mentioned defects to the technical difficulties. Exclude, that is, the invention of this case

《發明内容》"Invention"

本發明之主要目的係提供 查碼,加以變化運用之可偵知 本發明之次要目的係提供 序列投射到二度空間,使每_ 點,俾以降低空間(記憶體) 荷之可彳貞知、更正錯誤之編碼 本發明之另一目的係提供 運用’偵知到單一錯誤時,可 誤之編碼技術。 一種利用運算簡易的邏輯檢 、更正錯誤之編碼技術。 一種藉由將資料串,由單— 位元都成為二度空間中的— 之使用,而不致造成網路負 技術。 一種利用邏輯檢查碼之變化 加以更正之可偵知、更正錯 其主要係利用運算簡易的邏輯檢查碼(P a r i t y Check Sum),加以變化運用,將資料串(d a t a String),由單一序列投射到二度空間(The main purpose of the present invention is to provide code checking and detectable changes. The secondary purpose of the present invention is to provide sequence projection to the second degree space, so that every point can reduce the space (memory) load. Coding for correcting and correcting errors Another object of the present invention is to provide a coding technique that can be used when a single error is detected. A coding technique that uses simple logic to detect and correct errors. A technology that uses data strings from single-bits to two-dimensional space without causing negative network problems. A type that uses the change of the logic check code to detect, correct, and correct errors is mainly a simple operation of the parity check code (Parity Check Sum), which is used to change and project a data string from a single sequence Second degree space

B Y 1 I PfSlti〇n Bit P〇sitio ^ ),每一位元都成為二度空間中的一點,當發生單一錯 誤時’在-度空間中只有_點,&是便能加以更正,當發 生雙錯時,在二度空間中出現兩點,依方案則可加以偵知 ,而可達單-錯誤則更正,雙錯則偵知之目的者。 《實施方式》 為使貴審查員方便簡捷瞭解本發明之其他特徵内容BY 1 I PfSlti〇n Bit P〇sitio ^), each bit becomes a point in the second degree space, when a single error occurs, 'there is only _ point in the -degree space, & yes, it can be corrected, When a double error occurs, two points appear in the second degree space, which can be detected according to the scheme, while the reachable single-error is corrected, and the double error is the purpose of detection. "Embodiment" For the convenience of your examiner to understand other features of the present invention

第7頁 19.4 200427236 五、發明說明(3)、 與優點及其所達成之功效能夠更為顯現,茲將本發明配合' 附圖’詳細說明如下: 請參閱圖一所示,本發明係提供/種「可偵知、更正 錯誤之編碼技術」,利用運算簡易的邏輯檢查碼,加以變 化運用,而可單錯時更正,雙錯時偵知之編碼技術,其主 要係包含有下列步驟:一資料輸入步騍1、一運算步驟2 、一轉換投射步驟3、一比對步驟4、,更正步驟5及一 偵知步驟6 ; 俾當欲偵知、更正錯誤時,則依序執行下列步驟: φ 該資料輸入步驟1 ··接收/讀取資料串(舉例該資料 串為:D〇 ,D1 ,D2D3 ,D4 ,D5 ,D6 ,D7 ,〇8;其中〇〇,01,〇2〇3,〇4,〇5,〇6 為使用者資料),並執行運算步驟2 ; 該運算步驟2 :進行傳統的邏輯檢查碼運算,得到D 7 ’ D 8值(如圖二所示)後,執行轉換投射步驟3 ;其 中,該D 7值是由傳統的邏輯檢查碼加上旋轉(R 〇 t a te),為六次(尺〇13七6&又〇11)運算,該〇8 值亦為傳統的邏輯檢查碼,為七次X〇R運算; 該轉換投射步驟3 :再將資料串(D a t a S t r # i n g ),由單一序列投射到二度空間(B y t e P o sition Bit Position),使每一位 元都成為二度空間中的一點,得到R C、X C值(如圖三 所示)後,執行比對步驟4 ; 該比對步驟4 :將D7、D8值與RC值、XC值進Page 7 19.4 200427236 V. Description of the invention (3), advantages and achieved effects can be more apparent, and the present invention is described in detail in conjunction with the 'figure' as follows: Please refer to FIG. 1, the present invention provides / A kind of "encoding technology that can detect and correct errors", which uses simple logic check codes to calculate and apply changes, and can be corrected in single error and double error detection, which mainly includes the following steps: a data input Step 1, operation step 2, conversion projection step 3, comparison step 4, correction step 5 and detection step 6; 俾 When you want to detect and correct errors, perform the following steps in order: φ The data input step 1 ·· Receive / read data string (for example, the data string is: D〇, D1, D2D3, D4, D5, D6, D7, 〇8; of which 〇〇, 01, 〇 02, 03 4, 〇5, 〇6 are user data), and perform operation step 2; this operation step 2: perform the traditional logic check code operation to obtain the D 7 'D 8 value (as shown in Figure 2), and then perform the conversion Projection step 3; where the D 7 value is determined by the traditional Edit check code plus rotation (R o ta te), is six times (feature 0137, 6 & 011) operation, the 08 value is also a traditional logical check code, seven X 0R operation; the Conversion projection step 3: Project the data string (D ata S tr # ing) from a single sequence to the second degree space (Byte P o sition Bit Position), so that each bit becomes a point in the second degree space. After obtaining the RC and XC values (as shown in Figure 3), perform the comparison step 4; the comparison step 4: the D7, D8 values and RC values, XC values

200427236 五、發明說明(4) 行比對,請參 雙錯發生時, 當資料比 c值=〇與X 資料會顯現一 請再參閱 ingle 不同之比對結 當D 〇到 都只有一個位 C值與 與X C 生,比D 只有一 是由D 錯誤,到D 7所以正 執行更 X C值 值都只 對後執 8值發 個位元 0到D 所以X 運算所 確的D 正步驟 閱圖四所示R C 與 X C 對後無誤差 C 值=〇, 片空白,即 圖四並配合 Error 果: D 7發生單 元非零,當 都會受影響 有一個位元 行更正步驟 ,當發生資料無誤或單 值的各種變化,茲詳”(N 〇 E r r f 若以二度空間來看,沒 表T該筆資料正常;又 圖二所示,發生單講差 )時依錯誤發生的位 一錯誤4 2 i : R c值 錯誤發生於D 0到!3 7 :由於是單一錯誤,所 受影響,即可判斷單一 生單一錯誤4 2 2 : R 〇值=〇, 一錯誤發生於D 8時, ,所以不受影響,而由 個位元受影響,D 8值 C值之公式,差別只在 0 R ( D 8 值、X c 值 非零,當單 7運算所得 C值只有'一 得,比較X 8值可由X5 ; 一錯誤或 於下:r ) : R 有錯誤的4 2 ( S 置,造成 與X C值 ,由於R 以R C值 錯誤的發 但X C值 因R C值 於是單一 是由D 0 D 8值, )比對後 請再參閱圖四並配合圖 43(D〇ubleErr 置’造成不同之比對結果: 當D 〇到D 7發生兩個 二之一所示 〇 r )時, 錯誤,此時 ’俾當發生雙誤差 可依錯誤發生的位 ’有可能發生兩種200427236 V. Description of the invention (4) Row comparison. Please refer to the double error. When the data ratio c = 〇 and X, the data will appear again. Please refer to the different comparisons. When D 〇, there is only one bit C. The value is related to XC. There is only one error between D and D because D is wrong. Therefore, when X7 is being executed, the value of XC is only sent to bits 8 to 0 of the post-execution 8 value. Therefore, the correct D operation of the X operation is shown in the figure. The RC and XC shown in Figure 4 have no error after the C value = 0, and the blank is blank, that is, Figure 4 is combined with the Error result: D 7 occurs when the unit is non-zero. When it is affected, there is a bit line correction step. When the data is correct or The various changes of the single value are detailed "(N oE rrf if viewed from the second space, the data is not normal as shown in Table T; and as shown in Figure 2, a single difference occurs). 2 i: R c value error occurs from D 0 to! 3 7: Because it is a single error, it is affected, and it can be judged that a single error occurs. 4 2 2: R 〇 value = 〇, an error occurs when D 8 , So it is not affected, but is affected by the bits. The formula of the C value of D 8 is only 0 R (D 8 value and X c value are non-zero. When the C value obtained by the single 7 operation is only one, the X 8 value can be compared by X5; an error or the following: r): R has an error 4 2 (S setting, causing XC The value of R is incorrect because of the RC value, but the XC value is the single value of D 0 D 8 because of the RC value.) After comparison, please refer to Figure 4 and cooperate with Figure 43 (DuobleErr is set to cause different comparisons). Result: When D0 to D7 occur two (one) (2r), an error occurs. At this time, '俾 when a double error occurs, depending on the bit in which the error occurs', two kinds of errors may occur.

19κ $ 9頁 200427236 五、發明說明(5) 不同之情況: 一個RC值雙錯誤4 3 1 : RC值=〇,RC值的公 式中由於旋轉(Ro t a t e)的運作,每一個成員都來 自不同位元,而XC值的公式中,每一個成員都來自相同 位元(Bi t Position),所以當兩個錯誤位 元落在同一 RC值時,會落在XC值不同位元上,XC值 亦有兩個位元非零,並執行偵知步驟6 ; 兩個RC值雙錯誤4 3 2 :的公式上,RC值有兩個 位元非零,並執行偵知步驟6 ; 又當一個錯誤落在D 〇到D 7,另一個則錯誤落在D 8發生錯誤時,R C值有一個位元非零,依照X C值可分 為以下兩種情況: 一個X C值雙錯誤4 3 3 : X C值=0,執行偵知步 驟6 ; 兩個XC值雙錯誤4 3 4 : XC值有兩個位元非零, 執行偵知步驟6 ; D8發生兩個錯誤435 :此時RC值=〇 ,XC值 有兩個位元非零,執行偵知步驟6 ;19κ $ 9 pages 200427236 V. Description of the invention (5) Different situation: One RC value is double error 4 3 1: RC value = 0, due to the operation of rotation (Ro tate) in the formula of RC value, each member comes from different Bit, and in the formula of XC value, each member is from the same bit (Bi t Position), so when two wrong bits fall on the same RC value, they will fall on different bits of XC value, XC value There are also two bits non-zero, and the detection step 6 is performed; two RC values are double error 4 3 2: In the formula, the RC value has two bits non-zero, and the detection step 6 is performed; The error falls between D 0 and D 7, and the other error falls on D 8. When an error occurs, the RC value has a non-zero bit. According to the XC value, it can be divided into the following two cases: An XC value has double errors 4 3 3: XC value = 0, execute detection step 6; two XC values are double error 4 3 4: XC value has two bits non-zero, execute detection step 6; two errors occur at D8 435: RC value = 〇 , XC value has two bits non-zero, perform detection step 6;

該更正步驟5 :直接執行更正之動作; P 該偵知步驟6 :偵知道雙誤差,即發出重送訊號,要 求重送資料串; 透過上述的歸納,資料可以依據R C值與X C值的變 化進行偵錯與更正; 藉由上述步驟之運用,可供使用者於傳送資料時,清The correction step 5: directly perform the corrective action; P The detection step 6: Detect the double error, that is, send a resend signal and request to resend the data string; Through the above induction, the data can be based on the change of the RC value and the XC value Perform debugging and correction; with the use of the above steps, users can

第10頁 200427236Page 10 200427236

楚了解錯誤的型態,以及Rq 適當的處理,雙誤差包合雔Μ值與XC值之關係,而給予 發生機率是指數序列,當單封、…的錯誤位元,由於其 為萬分之一,三錯則為百萬^的機率為百分之一時,雙錯 知,超過三錯之發生機率洁了之一’由指數序列之特性得 、丁 3¾小於百贫 在實用上已足夠,在運算眛—、曰爲刀之一,故而本發明 憶體)也很低,而不致造忐細又禾極快,需求的空間(記 單一錯誤則更正,雙錯則偵知的負何過大之問題,俾達 、 之目的者。 為使本發明更加顯現出 作一比較分析如下: 其進步性與實用性 茲與習用 習用缺失 1 、浪費空間及時間。 2、 雙錯發生在同一位置時,容易造成誤判。 3、 無更正錯誤的能力。 4、 不具實用性。 5、 缺乏產業競爭力。 本發明優點 1、 可更正單一錯誤,及偵知雙錯。 2、 降低空間之使用量,而不致造成負荷。 3、 將資料串由單一序列投射到二度空間,進行運算 速度較快。Understand the type of error and proper handling of Rq. The double error includes the relationship between the 雔 M value and the XC value, and the probability of occurrence is an exponential sequence. When a single error bit is sealed, it is 1 / 10,000. The probability of one and three errors is one million. When the probability of double errors is over one, the probability of occurrence of more than three errors is cleaned up. 'It is obtained from the characteristics of the exponential sequence. In the calculation of 眛 —, it is one of the knives, so the memory of the present invention) is also very low, and it is not very fine and fast. To make the problem too large, to make the present invention more obvious. To make a comparative analysis as follows: Its progress and practicability are the same as the lack of habitual use 1. It wastes space and time. 2. Double faults occur at the same place. It is easy to cause misjudgment. 3. No ability to correct errors. 4. Not practical. 5. Lack of industrial competitiveness. Advantages of the invention 1. Can correct single errors and detect double errors. 2. Reduce the use of space Without negative consequences 3, the data string to the second time sequence projected by a single space, calculates faster.

第11頁 200427236 五、發明說明(7) 4、 運用範圍廣。 5、 不易造成誤判。 6、 極具實用性及進步性。 7、 具工商界及產業界上利用價值。 綜上所述,本發明在突破先前之技術結構下,確實已 達到所欲增進之功效,且也非熟悉該項技藝者所易於思及 ,再者,本發明申請前未曾公開,其所具之進步性、實用 性,顯已符合發明專利之申請要件,爰依法提出發明申請Page 11 200427236 V. Description of the invention (7) 4. Wide application. 5. It is not easy to cause misjudgment. 6, very practical and progressive. 7, with industrial and commercial and industrial use value. In summary, the present invention has indeed achieved the desired effect under the previous technical structure, and it is not easy for those skilled in the art to think about it. Furthermore, the present invention has not been disclosed before the application, and its features The progress and practicability have clearly met the requirements for applying for an invention patent, and the invention application has been filed according to law

第12頁 200427236 圖式簡單說明 圖示說明 第一圖係本發明之方法流程示意圖。 第二圖係本發明之運算步驟運算結果示意圖。 第二之一圖係本發明之轉換投射步驟運算結果示意圖 〇 第三圖係本發明之單誤差比對示意圖。 第三之一圖係本發明之雙誤差比對示意圖。 第四圖係本發明之R C值與X C值的變化對照示意圖 圖號說明 1 • 資 料 入 步 驟 2 • 運 算 步 驟 3 • 轉 換 投 射 步 驟 4 • 比 對 步 驟 4 1 無 誤 差 4 2 單 誤 差 4 2 1 D 0 到 D 7 發 生 單一錯誤 4 2 2 D 8 值 發 生 單 一 錯誤 4 3 • 雙 誤 差 4 3 1 _ 一 個 R C 值 雙 錯 誤 4 3 2 兩 個 R C 值 雙 錯 誤 4 3 3 一 個 X C 值 雙 錯 誤 4 3 4 兩 個 X C 值 雙 錯 誤Page 12 200427236 Brief Description of the Drawings Graphic Description The first drawing is a schematic flow chart of the method of the present invention. The second figure is a schematic diagram of the operation results of the operation steps of the present invention. The second diagram is a schematic diagram of the calculation result of the conversion projection step of the present invention. The third diagram is a single error comparison diagram of the present invention. The third figure is a schematic diagram of the double error comparison of the present invention. The fourth diagram is a comparison diagram of the change of the RC value and the XC value of the present invention. Figure No. Description 1 • Data entry step 2 • Calculation step 3 • Conversion projection step 4 • Comparison step 4 1 No error 4 2 Single error 4 2 1 D 0 to D 7 Single error 4 2 2 D 8 Single error 4 3 • Double error 4 3 1 _ One RC value double error 4 3 2 Two RC value double error 4 3 3 One XC value double error 4 3 4 Double XC value double error

第13頁 200427236 圖式簡單說明 4 3 • · · D 8發生兩個錯誤 更正步驟 偵知步驟 第14頁Page 13 200427236 Schematic description 4 3 • · D 8 Two errors occurred Corrective steps Detection steps Page 14

Claims (1)

200427236 六、申請專利範圍 1、 一種「可偵知、更正錯誤之編碼技術」,利用運 算簡易的邏輯檢查碼,加以變化運用,而可單錯時更正, 雙錯時偵知之編碼技術,其主要係包含有下列步驟:一資 料輸入步驟、一運算步驟、一轉換投射步驟、一比對步 驟、一更正步驟及一偵知步驟; 該資料輸入步驟:接收/讀取資料串,並執行運算步 驟; 該運算步驟:進行傳統的邏輯檢查碼運算,得到D 7 ,D 8值後,執行轉換投射步驟;其中,該D 7值是由傳 統的邏輯檢查碼加上旋轉,為六次(Ro t a t e&X〇 R )運算,該D 8值亦為傳統的邏輯檢查碼,為七次X〇 R運算; 該轉換投射步驟:再將資料串,由單一序列投射到二 度空間,使每一位元都成為二度空間中的一點,得到R C 值、X C值後,執行比對步驟; 該比對步驟:將D 7、D 8值與R C、X C值進行比 對; 該更正步驟:直接執行更正之動作; 該偵知步驟:偵知道雙誤差,即發出重送訊號,要求<1 重送資料串。 2、 依申請專利範圍第1項所述之一種「可偵知、更 正錯誤之編碼技術」,其中,該比對步驟可比對出下列情 形: 無誤差:RC值=0與XC值=〇 ,若以二度空間來200427236 6. Scope of patent application 1. A "encoding technique that can detect and correct errors", which uses simple logical check codes for calculation and can be changed and applied. Coding techniques that can be corrected for single errors and double error detection are mainly composed of There are the following steps: a data input step, a calculation step, a conversion projection step, a comparison step, a correction step, and a detection step; the data input step: receiving / reading a data string, and performing a calculation step; the Operation steps: Perform the traditional logic check code operation to obtain the D 7 and D 8 values, and then perform the conversion projection step; where the D 7 value is the traditional logic check code plus rotation for six times (Ro tat e & X〇R) operation, the D 8 value is also a traditional logical check code, seven X〇R operations; the conversion projection step: the data string is then projected from a single sequence into the second degree space, so that each bit Both become a point in the second degree space. After obtaining the RC value and the XC value, the comparison step is performed; the comparison step: the D 7, D 8 values are compared with the RC, XC values; the correction Steps of: performing a direct correction of the operation; the detected the steps of: detect double errors known, i.e. signal sent resend request < 1 resend data string. 2. According to a "detectable and correctable error coding technology" described in item 1 of the scope of the patent application, the comparison step can be compared to the following situations: No error: RC value = 0 and XC value = 0, If it comes in second degree 第15頁 2UU42/Zib 六、申請專利範圍 看5沒有錯 常; 單誤差 當D 0 一個位元非 X C值都會 值都只有一 對後執行更 D 8值 個位元非零 0到D 7運 所以X C值 運算所得, 確的D 8值 雙誤差 果: 當D 〇 不同之情況 一個R 於旋轉的運 公式中,每 元落在同— 亦有兩個位 兩個R 誤的資料會顯現一片空白 即表示該筆資料正 :依錯 到D 7 零’當 受影響 個位元 正步驟 發生單 ,當單 算所得 只有一 比較X 可由比 時,可 誤發生的 發生單一 錯誤發生 ,由於是 受影響, % y 一錯誤: 一錯誤發 ,所以不 個位元受 C值之公 斟後執行 依錯誤發 位置,造 錯誤:R 於D 〇到 成不同之比對結果: c值與X c值都只有 D7,由於RC值與 單一錯誤,所以RC值與XC 即可判斷單一錯誤的發生,比 R c值= 生於D 8 受影響, 影響,D 式,差別 更正步驟 生的位置 〇,但X C值只有一 時,因RC值是由D 而由於是單一錯誤, 8值是由DO到D7 只在D 8值,所以正 9 ,造成不同之比對結 到D 7發生兩個錯誤,此時,有可能發生兩種 :值?錯誤:rca=〇 作’母一個成員都來自不 成員都來自相同位元 R c值時,會落在x。值 元非零,並執行偵知步驟 C值雙錯誤》式上, ,rC值的公式中由 同位元,而XC值的 ,所以當兩個錯誤位 不同位元上,xc值 , R c值有兩個位元非 200427236 六、申請專利範圍 零,並執行偵知步驟; 又當一個錯誤落在D 0到D 7,另一個則錯誤落在D 8發生錯誤時,R C值有一個位元非零,依照X C值可分 為以下兩種情況: 一個XC值雙錯誤:XC值=〇,執行偵知步驟; 兩個X C值雙錯誤:X C值有兩個位元非零,執行偵 知步驟; D8發生兩個錯誤:此時RC值=0,XC值有兩個 位元非零,執行偵知步驟。Page 15 2UU42 / Zib 6. The scope of patent application is not abnormal when looking at 5. Single error. When D 0 has a pair of non-XC values, there will only be one pair. After that, D 8 values will be non-zero. 0 to D 7 So the result of the XC value calculation is exactly the double error result of D 8 value: when D 〇 is different, an R is in the rotation formula, each element falls in the same — there are two bits and two R errors will appear in one piece. A blank indicates that the data is positive: according to the error to D 7 zero 'When a single order is generated in the affected units, when only one comparison X can be compared in the single calculation, a single error can occur by mistake, because it is affected by Impact,% y An error: An error was sent, so if each bit is sent by the C value, it will be executed according to the position of the error. This will cause an error: R will be different from D 〇 Result: c value and X c value Both are only D7. Because of the RC value and a single error, the RC value and XC can determine the occurrence of a single error. Rc value = born in D 8 is affected, affects, D type, the position of the difference correction step 0, but The XC value is only one, because the RC value is determined by D Because it is a single error, the value of 8 by DO to D7 D 8 only values, n-9, resulting in two different alignment error junction to D 7, at this time, may occur in two ways: the value of? Error: rca = 〇 As a parent member, all members come from the same bit R c value, will fall on x. The value is non-zero, and the detection step is performed. The C value is double error. In the formula, the rC value formula consists of the same bit and the XC value, so when the two error bits are different, the xc value and R c value are different. There are two bits that are not 200427236. 6. The scope of patent application is zero, and the detection step is performed. When one error falls on D 0 to D 7, and the other error falls on D 8, there is one bit in the RC value. Non-zero, according to the XC value, it can be divided into the following two cases: one XC value double error: XC value = 0, performing detection steps; two XC value double errors: XC value has two non-zero bits, detection is performed Step; Two errors occur at D8: At this time, the RC value = 0, and the XC value has two bits that are non-zero, and the detection step is performed. 第17頁Page 17
TW92113851A 2003-05-22 2003-05-22 Encoding technology to detect and correct error TWI234937B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW92113851A TWI234937B (en) 2003-05-22 2003-05-22 Encoding technology to detect and correct error

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW92113851A TWI234937B (en) 2003-05-22 2003-05-22 Encoding technology to detect and correct error

Publications (2)

Publication Number Publication Date
TW200427236A true TW200427236A (en) 2004-12-01
TWI234937B TWI234937B (en) 2005-06-21

Family

ID=36597996

Family Applications (1)

Application Number Title Priority Date Filing Date
TW92113851A TWI234937B (en) 2003-05-22 2003-05-22 Encoding technology to detect and correct error

Country Status (1)

Country Link
TW (1) TWI234937B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9800271B2 (en) * 2015-09-14 2017-10-24 Qualcomm Incorporated Error correction and decoding

Also Published As

Publication number Publication date
TWI234937B (en) 2005-06-21

Similar Documents

Publication Publication Date Title
US6041430A (en) Error detection and correction code for data and check code fields
TWI286001B (en) Decoder and method for decoding low-density parity-check code
US8522122B2 (en) Correcting memory device and memory channel failures in the presence of known memory device failures
KR100645058B1 (en) Memory managing technique capable of improving data reliability
US9195551B2 (en) Enhanced storage of metadata utilizing improved error detection and correction in computer memory
JP7303408B2 (en) Error correction hardware with defect detection
TW201730765A (en) Error correction circuit and error correction method
JP2008165808A (en) Error correction circuit and method for reducing miscorrection probability and semiconductor memory device including the circuit
JP5785477B2 (en) Method, computer program and system for detecting errors in mirrored data storage systems
JPS6346615B2 (en)
JP2000134111A (en) Device and method for checking errors in duplicate bits in pairs by correcting errors in single bits
CN111858142A (en) Data processing method and device, electronic equipment and storage medium
CN110795269B (en) Data recovery verification method, device and equipment
US10489244B2 (en) Systems and methods for detecting and correcting memory corruptions in software
TW200910367A (en) Flash memory device and error correction method
TWI712268B (en) Flash memory controller and encoding circuit and decoding circuit within flash memory controller
TW201810280A (en) Flash memory apparatus and storage management method for flash memory
JP2019057752A (en) Memory system
US8738989B2 (en) Method and apparatus for detecting free page and a method and apparatus for decoding error correction code using the method and apparatus for detecting free page
US20190243706A1 (en) Accommodating variable page sizes in solid-state drives using customized error correction
WO2020001638A1 (en) Method and apparatus for improving turbo decoding performance, and computer device
TW200427236A (en) Encoding technology to detect and correct error
TW201907410A (en) Memory test method and memory device thereof
TW200839502A (en) Flash memory system and method for controlling the same
TWI789453B (en) Memory and method of operating the memory

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees