SU580555A1 - Device for multiplying frequency by code - Google Patents

Device for multiplying frequency by code

Info

Publication number
SU580555A1
SU580555A1 SU7602358030A SU2358030A SU580555A1 SU 580555 A1 SU580555 A1 SU 580555A1 SU 7602358030 A SU7602358030 A SU 7602358030A SU 2358030 A SU2358030 A SU 2358030A SU 580555 A1 SU580555 A1 SU 580555A1
Authority
SU
USSR - Soviet Union
Prior art keywords
code
frequency
multiplying frequency
max
multiplying
Prior art date
Application number
SU7602358030A
Other languages
Russian (ru)
Inventor
Павел Васильевич Соловов
Леонид Николаевич Костяшкин
Георгий Онозьевич Паламарюк
Original Assignee
Рязанский Радиотехнический Институт
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Рязанский Радиотехнический Институт filed Critical Рязанский Радиотехнический Институт
Priority to SU7602358030A priority Critical patent/SU580555A1/en
Application granted granted Critical
Publication of SU580555A1 publication Critical patent/SU580555A1/en

Links

Landscapes

  • Manipulation Of Pulses (AREA)

Description

Поделенна  частота поступает в счетчик 3, где в каждом периоде Гвх. входной частоты накапливаетс  код, равныйThe divided frequency enters the counter 3, where in each period Gvh. input frequency accumulates a code equal to

00

. Твх.. Tvh.

NN

в момент окончани  текущего периода входной частоты импульс входной частоты открывает элементы И блока 4, переписыва  содержимое счетчика 3 в регистр 5, и, пройд  элемент задержки 6, обнул ет счетчик 3.at the moment of the end of the current period of the input frequency, the pulse of the input frequency opens the elements AND of block 4, rewriting the contents of counter 3 into register 5, and, having passed delay element 6, zeroed counter 3.

Выходна  частота формируетс  путем делени  на УДЧ 2 опорной частоты FO на код, записанный в регистре 5The output frequency is formed by dividing by UDCH 2 the reference frequency FO by the code written in register 5

FOFo

. .

рГ5WG5

ЛвLv

. FBX.. Fbx.

ВЫХN- ,EXIT-,

рг5prg5

Таким образом, в i-м периоде входной частоты определ етс  код /удч Твх., а вThus, in the i-th period of the input frequency, the code / Tdx code is determined, and in

t-iM производитс  деление опорной частоты FO на этот код.t-iM divides the reference frequency FO by this code.

В предлагаемом устройстве диапазон изменени  выходной частоты расширен, по сравнению с известным, вIn the proposed device, the range of variation of the output frequency is expanded, as compared with the known, in

вх.макс- Р (вых-макс. макс. .максбез ухудшени  степени ее неравномерности.in.max.-P (out-max. max. max. without deterioration of its degree of non-uniformity.

Смеш;ение сигнала в более высокочастотную область позвол ет резко улучшить динамические характеристики последующих частотно импульсных операционных устройств без усложнени  их структуры.Mixing the signal into a higher frequency range allows dramatically improving the dynamic characteristics of subsequent frequency-pulse operating devices without complicating their structure.

Claims (2)

1.Патент США № 3885142, кл. 235-164, 1975.1. US patent number 3885142, cl. 235-164, 1975. 2.Phe Radio and Electronic Engineer, Vol.38, № 6, p. 334-335, 1969.2. Phe Radio and Electronic Engineer, Vol.38, No. 6, p. 334-335, 1969.
SU7602358030A 1976-05-12 1976-05-12 Device for multiplying frequency by code SU580555A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
SU7602358030A SU580555A1 (en) 1976-05-12 1976-05-12 Device for multiplying frequency by code

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SU7602358030A SU580555A1 (en) 1976-05-12 1976-05-12 Device for multiplying frequency by code

Publications (1)

Publication Number Publication Date
SU580555A1 true SU580555A1 (en) 1977-11-15

Family

ID=20660557

Family Applications (1)

Application Number Title Priority Date Filing Date
SU7602358030A SU580555A1 (en) 1976-05-12 1976-05-12 Device for multiplying frequency by code

Country Status (1)

Country Link
SU (1) SU580555A1 (en)

Similar Documents

Publication Publication Date Title
EP0323844A3 (en) Latching circuit
SU580555A1 (en) Device for multiplying frequency by code
JPS56138969A (en) Photoelectric converter
JPS5231630A (en) Test ethod of digital equipment
JPS52100028A (en) Engine ignition timing adjusting device
JPS5517865A (en) Delay time variable delay line and its driving method
JPS5360554A (en) Integrated circuit
SU463220A1 (en) Control method of direct-coupled frequency converter with artificial switching
SU587487A1 (en) Intermediate frequency doppler shift simulator
SU815891A1 (en) Pulse selector by repetition frequency
SU574727A1 (en) Square root extraction device
JPS51132954A (en) Waveform converter
SU838307A1 (en) Device for making base marks in measuring instruments with impulsed transducer
SU501478A1 (en) Multi-channel analyzer input device
SU482874A1 (en) Random Signal Generator
SU1008740A1 (en) Pulse train frequency multiplier
JPS53117947A (en) Parallel-serial conversion device
JPS5333564A (en) Waveform sampling system
SU429379A1 (en)
SU411405A1 (en)
SU1434457A1 (en) Fluid-jet function converter
SU643905A1 (en) Arrangement for integrating in increments
SU683006A1 (en) Time interval comparison system
SU744907A1 (en) Digital-analogue generator
SU620985A1 (en) Arrangement for determining the logarithm of signal-to-signal ratio