SU415661A1 - - Google Patents

Info

Publication number
SU415661A1
SU415661A1 SU1770540A SU1770540A SU415661A1 SU 415661 A1 SU415661 A1 SU 415661A1 SU 1770540 A SU1770540 A SU 1770540A SU 1770540 A SU1770540 A SU 1770540A SU 415661 A1 SU415661 A1 SU 415661A1
Authority
SU
USSR - Soviet Union
Prior art keywords
address
register
base
block
program
Prior art date
Application number
SU1770540A
Other languages
English (en)
Russian (ru)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to SU1770540A priority Critical patent/SU415661A1/ru
Application granted granted Critical
Publication of SU415661A1 publication Critical patent/SU415661A1/ru

Links

Landscapes

  • Storage Device Security (AREA)
SU1770540A 1972-04-06 1972-04-06 SU415661A1 (enExample)

Priority Applications (1)

Application Number Priority Date Filing Date Title
SU1770540A SU415661A1 (enExample) 1972-04-06 1972-04-06

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SU1770540A SU415661A1 (enExample) 1972-04-06 1972-04-06

Publications (1)

Publication Number Publication Date
SU415661A1 true SU415661A1 (enExample) 1974-02-15

Family

ID=20509955

Family Applications (1)

Application Number Title Priority Date Filing Date
SU1770540A SU415661A1 (enExample) 1972-04-06 1972-04-06

Country Status (1)

Country Link
SU (1) SU415661A1 (enExample)

Similar Documents

Publication Publication Date Title
US3303477A (en) Apparatus for forming effective memory addresses
EP2324424B1 (en) Apparatus and method for handling page protection faults in a computing system
US3461434A (en) Stack mechanism having multiple display registers
EP0028817A1 (en) Secure implementation of transition machine computer
US4782443A (en) Main storage control system for virtual computing function system with plural address modes in main storage access operations
DK408980A (da) Multiprogrammeret databehandlingsanlaeg
GB1498145A (en) Multi-microprocessor unit on a single semi-conductor chip
CN110442379A (zh) 保护有条件的推测指令执行
JPH0315211B2 (enExample)
US5339417A (en) Computer system with two levels of guests
JPS6114535B2 (enExample)
US3445818A (en) Memory accessing system
KR900006008B1 (ko) 스마트 메모리군을 갖는 정보 처리 시스템
US5615327A (en) Apparatus and method for controlling the initiating of a synchronization protocol for synchronizing a plurality of processors in a multi-processor system
US3644898A (en) Information association through logical functions derived from language
US3192362A (en) Instruction counter with sequential address checking means
US3754218A (en) Data handling system with relocation capability comprising operand registers adapted therefor
SU415661A1 (enExample)
US4899128A (en) Method and apparatus for comparing strings using hash values
US3343139A (en) Abbreviated mask instructions for a digital data processor
GB1391507A (en) Programme branching and register addressing procedures and apparatus
US4150430A (en) Information selection device
GB1378143A (en) Data processors
Coronado‐Barrientos et al. AXC: A new format to perform the SpMV oriented to Intel Xeon Phi architecture in OpenCL
GB1601956A (en) Multiprocessor data processing systems