SU1668973A1 - Ac voltage stabilizer - Google Patents

Abstract

The invention relates to electrical engineering and may find application in power supply systems for electronic equipment. The aim of the invention is to improve the accuracy of stabilization of the output voltage under conditions of frequency instability of the input voltage. The output voltage is stabilized by the fact that the output voltage deviation information, independent of the frequency of the input signal, is converted by the first reversible counter into a digital code controlling the discrete action regulator so that the output voltage is maintained at a constant level. . The goal is achieved by converting the output voltage into a series of rectangular pulses using a comparator and comparing the duration of these high and low level pulses, which determine the counting direction of the second reversible counter. Such an embodiment of the measuring organ allows one to eliminate the influence of the frequency instability of the input voltage on the magnitude of the output voltage. 2 Il.

Description

The invention relates to electrical engineering and can be used in power supply systems for electronic and computing equipment.

The aim of the invention is to increase the accuracy of stabilization of the output voltage in the conditions of frequency instability of the input voltage.

FIG. 1 shows a variable voltage regulator circuit; in fig. 2 - diagrams showing operation of a variable voltage stabilizer.

The alternating voltage stabilizer (Fig. 1) contains the regulator 1 of discrete action, the first reversible counter 2, the first 3 and second 4 decoders, the control amplifier 5, the first in and the second 7 conjunctors. straightener 8.

comparator 9, multivibrator 10, inverter 11, third 12 and fourth 13 conjunctors, current transformer 14, null organ 15, second reversing counter 16 and digital comparator 17.

Discrete regulator 1 is connected between the input and output terminals of the variable voltage regulator. The first reversible counter 2 outputs connected to the inputs of the first 3 and second 4 decoders and control amplifiers 5. The outputs of the latter are connected to the control inputs of the regulator 1 discrete action. The outputs of the first 3 and second 4 decoders are connected to the first inputs of conjunctors 6 and 7, respectively. Rectifier 8 input connected to the output pins,

ABOUT

about

00 h) VJ

with

the output is to one of the inputs of the comparator 9, the other input of which is connected to the source of the reference voltage. Multivibrator 10 is connected to the first inputs of the conjuncer 12 and 13. The second input of the conjunctor 12 is directly, and the conjunctor 13 via the inverter 11 is connected to the output of the comparator 9, the Output of the conjunctor 12 is connected to the summing, and the conjunctor 13 to the subtracting input of the second reversible counter 16. the inputs of counter 16 are connected to the source of the reference code ..

The information group of inputs of the digital comparator 17 is connected to the outputs of the counter 16, and the reference group of inputs to the source of the reference code. The first and second outputs of the comparator 17 are connected to the second inputs of conjunctors 6 and 7, respectively, the outputs of which are connected respectively to the summing and subtracting inputs of the reversing counter 2. The primary winding of the current transformer 14 is included in one of the power buses in the open circuit between the respective input terminal and the regulator 1, and the secondary winding is connected to the input of the null organ 15, the output of which is connected to the third inputs of conjunctors 6 and 7 and the preliminary recording input of the second reversing counter 16.

The variable voltage regulator operates as follows.

The input sinusoidal voltage is applied to the input pins of the stabilizer and without distortion of form is transmitted by the regulator 1 to its output (Fig. 2a). The output of the rectifier 8 has a pulsating voltage (Fig. 26), converted by the comparator 9 into a sequence of rectangular pulses (Fig. 2c), the duty cycle of which depends on the ratio of the amplitude of the output to cnophui and voltage and is equal to two at the nominal output voltage. Depending on the voltage level at the output of the comparator 9, the pulses from the multivibrator 10 through one of the conjunctors 12 or 13 are fed to the subtracting or summing input of the reversible counter 16. The digital comparator 17 compares the code from the reversible counter 16 (Fig. 2d), with reference code. In case of coincidence of these codes, both its outputs are low. The current transformer 14 and the zero-body 15 form a short clock pulse at the moment of crossing the sinusoid of the input current (Fig. 2e). The front front of this pulse synchronizes the switching of the reversible counter 2, and the rear front writes the reference code to the second reversible counter 16.

Since the counting direction of the reversible counter 16 is determined by the voltage level at the output of the comparator 9, at the nominal output voltage the code

recorded at the time of arrival of the synchronizing pulse from the null organ 15 in the counter 16, coincides with the reference code. Digital comparator 17 prohibits the passage of pulses through conjunctors 6 and

7 on the reversible counter 2.

When the amplitude of the input voltage of the stabilizer jumps, its output voltage also changes abruptly. The duty cycle of the pulses at the output of the comparator 9 is also different from two. At the time of arrival of the synchronizing pulse, the code recorded in the counter 16 is different from the reference one. The sign of this difference is detected by a digital comparator 17 (Fig. 2e, g), which permits the passage of pulses to the reversible counter 2. This change occurs until the output voltage returns to the nominal value. If at some point in time

the reversible counter 2 is in the state 000 ... (111 ...), then the decoder 3 (4) outputs a signal prohibiting the passage of pulses through conjunctor 6 (7) to the subtracting (summing) input of the reversing

counter 2.

The proposed stabilizer has a high accuracy of output voltage stabilization, since its output voltage level does not depend on the frequency

while maintaining high speed. The proposed stabilizer circuit, due to its high accuracy and speed, makes it possible to significantly improve the quality of the supply voltages and the electromagnetic

compatibility of the stabilizer, which allows to achieve a certain economic effect by reducing the failures of the powered equipment.

Claims (1)

Invention Formula An alternating voltage stabilizer containing a discrete-action regulator. Connected between the input and output terminals, the first reversible counter, outputs connected to the inputs of the first and second decoders and through control amplifiers to the control inputs of the regulator of discrete action, the first and second conjunctors. The first inputs of which are connected to the outputs of the first and second decoders, respectively, and the outputs are connected respectively to the summing and subtracting inputs of the first reversing counter, a rectifier connected to the output terminals, the comparator, the first input of which is connected to the source of the reference voltage, and the output to an inverter input, and a multivibrator, characterized in that, in order to increase the accuracy of stabilizing the output voltage in the conditions of frequency instability of the input voltage, a third and fourth are introduced into it conjunctors, a second reversible counter, a digital comparator, a current transformer and a null organ, the first inputs of the third and fourth conjunctors are connected to the output of the multivibrator, the second input of the third conjunctor is connected to the output of the inverter, and the second input of the fourth conjunctor is connected to the output of the comparator the second input of which is connected to the output of the rectifier, the outputs of the third and fourth conjunctors are connected respectively to the subtractor and summing the inputs of the second reversible counter, the information inputs of which are connected to the input reference code source, also connected to the reference group of inputs of a digital comparator, the information group of inputs of which is connected to the outputs of the second reversible counter, and the first and second outputs to the second inputs of the second and first conjunctors, respectively, while the primary winding of the current transformer is included in one of the power buses in the circuit between the corresponding input the output and the regulator of discrete action, and the secondary winding of the current transformer is connected to the input of the zero-organ, the output connected to the third inputs of the first and second horse nktorov and input pre-recording of the second reversible counter. 1 FIG. g