SU1606977A1 - Device for making fast orthogonal transforms - Google Patents

Device for making fast orthogonal transforms Download PDF

Info

Publication number
SU1606977A1
SU1606977A1 SU884615337A SU4615337A SU1606977A1 SU 1606977 A1 SU1606977 A1 SU 1606977A1 SU 884615337 A SU884615337 A SU 884615337A SU 4615337 A SU4615337 A SU 4615337A SU 1606977 A1 SU1606977 A1 SU 1606977A1
Authority
SU
USSR - Soviet Union
Prior art keywords
blocks
dimensional
orthogonal transforms
making fast
registers
Prior art date
Application number
SU884615337A
Other languages
Russian (ru)
Inventor
Юрий Иванович Гагарин
Константин Юрьевич Гагарин
Original Assignee
Ленинградский механический институт им.Маршала Советского Союза Устинова Д.Ф.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ленинградский механический институт им.Маршала Советского Союза Устинова Д.Ф. filed Critical Ленинградский механический институт им.Маршала Советского Союза Устинова Д.Ф.
Priority to SU884615337A priority Critical patent/SU1606977A1/en
Application granted granted Critical
Publication of SU1606977A1 publication Critical patent/SU1606977A1/en

Links

Landscapes

  • Complex Calculations (AREA)

Abstract

Изобретение относитс  к вычислительной технике и может быть использовано при построении процессоров цифровой обработки сигналов. Цель изобретени  - расширение функциональных возможностей за счет выполнени  одномерных и двумерных преобразований Фурье и Хартли. Это достигаетс  за счет того, что в состав устройства вход т блоки пам ти 1, 2, блоки посто нной пам ти 3, 4, коммутаторы 5 - 9, регистры 10 - 13, сдвиговый регистр 14, регистры 15, 16, сумматор-вычитатель 17, умножитель 18, генератор тактовых импульсов 19, счетчик 20, триггер 21, блоки элементов ИЛИ 22, 23, элементы ИЛИ 24, 25, регистр 26. 3 ил.The invention relates to computing and can be used in the construction of digital signal processing processors. The purpose of the invention is to expand the functionality by performing one-dimensional and two-dimensional Fourier and Hartley transforms. This is achieved due to the fact that the device consists of memory blocks 1, 2, blocks of permanent memory 3, 4, switches 5-9, registers 10-13, shift register 14, registers 15, 16, adder-subtractor 17, multiplier 18, clock pulse generator 19, counter 20, trigger 21, blocks of elements OR 22, 23, elements OR 24, 25, register 26. 3 Il.

Description

.2.2

X(0)X (0)

xWxW

мЕЖLEFT

.,..., ЩТЩ., ..., SCHTSCH

x(6;x (6;

. ..,(.;. .., (.;

ЛГ5, LG5

.,..., ЩТЩ., ..., SCHTSCH

x(6;x (6;

-,(.;-, (.;

i/eJi / eJ

Claims (1)

Изобретение относится к вычислительной технике и может быть использовано при построении процессоров цифровой обработки сигналов, в том чис- $ ле в составе типовых персональных, управляющих л специализированных бортовых ЭВМ,The invention relates to computer technology and can be used in the construction of digital signal processing processors, including $ as part of standard personal, control l specialized onboard computers, Цель изобретения - расширение функциональных возможностей за счет jq выполнения одномерных и.двумерных преобразований Фурье и Хартли и дискретного косинусного преобразования.The purpose of the invention is the expansion of functionality due to jq performing one-dimensional and two-dimensional Fourier and Hartley transforms and a discrete cosine transform.
SU884615337A 1988-12-02 1988-12-02 Device for making fast orthogonal transforms SU1606977A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
SU884615337A SU1606977A1 (en) 1988-12-02 1988-12-02 Device for making fast orthogonal transforms

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SU884615337A SU1606977A1 (en) 1988-12-02 1988-12-02 Device for making fast orthogonal transforms

Publications (1)

Publication Number Publication Date
SU1606977A1 true SU1606977A1 (en) 1990-11-15

Family

ID=21412971

Family Applications (1)

Application Number Title Priority Date Filing Date
SU884615337A SU1606977A1 (en) 1988-12-02 1988-12-02 Device for making fast orthogonal transforms

Country Status (1)

Country Link
SU (1) SU1606977A1 (en)

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Авторское свидетельство СССР № 1211752, кл. G 06 F 15/332, 1984. Авторское свидетельство СССР № 1141420, кл. G 06 F 15/332, 1983. *

Similar Documents

Publication Publication Date Title
DE3673576D1 (en) ACCOUNTING DEVICES OF COSINE TRANSFORMATIONS, CODING AND DECODING DEVICE CONTAINING SUCH CALCULATION DEVICES.
AT353514B (en) CIRCUIT ARRANGEMENT FOR DETECTION OF THE FUNCTIONAL STATE OF PERIPHERAL UNITS IN A DATA PROCESSING SYSTEM
KR910012962A (en) DMA controller
SU1606977A1 (en) Device for making fast orthogonal transforms
FR2274113A1 (en) MEMORY ACOUSTIC DEVICE FOR THE CORRELATION IN PARTICULAR OF TWO HIGH-FREQUENCY SIGNALS
FR2532430B1 (en) SIGNAL PROCESSING DEVICE ESPECIALLY APPLICABLE TO THE GAS PHASE CHROMATOGRAPHER
EP0362877A3 (en) Ultra-high speed two dimensional coordinate transform processor
Edelen General solution of the dissipation inequality
RU93025900A (en) DEVICE FOR CALCULATING FOUR-DIMENSIONAL DISCRETE FOURIER TRANSFORM
RU93025211A (en) CONVEYOR DEVICE FOR PROCESSING INFORMATION
SU498579A1 (en) Device for simulating radar signals of moving axisymmetric objects
RU2024931C1 (en) Device for performing discrete orthogonal conversions
SU1714611A1 (en) Device for information input
RU93028403A (en) DEVICE FOR CALCULATING THE THREE-DIMENSIONAL DISCRETE FOURIER TRANSFORM
SU1001108A1 (en) Device for computing transform coefficients
SU474027A1 (en) Device for registering cartographic information
SU614432A1 (en) Telemechanics system-computer interfage
SU373732A1 (en) ALL-UNION
RU92009290A (en) SUBOPTIMAL NONLINEAR FILTER
PARKYN Two dimensional fast correlation and convolution by means of Walsh transforms(Walsh transformation for two dimensional correlation and convolution in pattern recognition)[Interim Report]
RU1784941C (en) Sequence control device
DELEPINE Description and applications of the TSM 4040 FFT analyzer
KANOPOULOS A single chip VLSI architecture for radar signal processing[Ph. D. Thesis]
NACCARATO Matrix operations and transform techniques with a multiprocessor system for image processing and pattern recognition[Ph. D. Thesis]
JPS52155945A (en) Electronic cash register