SU1513573A1 - Thyratron motor - Google Patents

Abstract

The invention relates to electrical engineering, in particular, can be used to create electric drives in which the power of a valve engine is comparable with the power of a power plant. The purpose of the invention is to increase reliability by reducing asymmetry and ensuring uniform phase loading of the three-phase energy source when the engine is started. For this purpose, logic elements 18-23, 29-36, counter 28 are introduced into the device, allowing alternately disconnecting one of the phases of a three-phase controlled rectifier, converting it to a single-phase mode, and thereby evenly distribute the current load across all phases of the source energy. 1 il.

Description

sd

00

ate

vl

00

31

The invention relates to electrical engineering and, in particular, can be used to create electric drives in which the power of a valve motor is comparable with the power of a power plant.

The aim of the invention is to increase reliability by reducing asymmetry and ensuring uniform: phase loading of a three-phase source; nor} ca in autonomous power systems with a valve engine when it starts.

The drawing shows a block diagram of: a valve motor; The valve motor comprises a rotor 1, mechanically connected; with pulse sensor 2 position; neither the rotor and the tachogenerator 3, the stator 4 with a winding core located on it, frequency converter 5, including a current inverter 6, the output of which is connected to: the coil core 7, and the control circuits of the inverter 6 thyristors are connected to: output system 8 pulse-phase control by an inverter 6, the input connected to the output of the pulse sensor 2 of the rotor position, and the rectifier 9 connected to the inverter 6 through the current sensor 10, the switching mode selection block 51, the input of which is connected to the output of the tachogenerator 3 and: regulatory input the frequency of rotation of the torus 12 i, the input of which is input specifying the rotational speed and vyho connected to the first input of the current regulator 13 of a torus, whose output is connected to the input of the system 14 pulse-phase control vshr DC converter, the first pulse shaper 15, an integrator. 16 with a Reset input, a two-position control key 17, two logical elements 18 and 19, the output of the pulse shaper 15 is connected to the second input of the Integrator 16 reset, the input of which is connected to the output of the rectified current sensor 10 and the first input of the control key 17, the second the input of which is connected to the output of the integrator 16, and the output to the second input of the current regulator 13, the output of the switching mode selection unit 11 is connected to the control input of the two-position controlled key 17,

In addition, the valve motor contains four logic elements AND 20 - 23, six-input

34

logical element OR 24, serially connected comparator 25, the second driver 26 pulses,

the trigger 27 and the binary-decimal counter 28, a chain of series-connected first logical element HE 29, the seventh logical element I 30 and the first logical

element AND-NOT 31, a chain of series-connected second logical element HE 32, eighth logical element AND 33 and second logical element AND-NO 34, serially connected ninth logical element AND 35 and the third logical element IS-NE 36, with the second inputs three logical elements AND-NOT 31, 34 and 36 are connected to the output of block 11

switching mode, the output of the first logical element AND-NOT 31 is connected to the second inputs of the first and second logical elements And 18 and 19, the first inputs of which are connected to

responsibly, with the first and second outputs of the system 14 of the pulse-phase control of the rectifier, and the outputs, respectively, with the first and second control inputs of the rectifier 9, the output

The second logic element AND-NOT 34 is connected to the second inputs of the third and fourth logic elements AND 20 and 21, the first inputs of which are connected respectively to the third and fourth outputs of the system 14 of the pulse-phase control of the rectifier, and the outputs to the third and fourth inputs of the control goal 9, the output of the third logical element AND-NOT

36 is connected to the second inputs of the fifth and sixth logic elements AND 22 and 23, the first inputs of which are connected respectively to the fifth and sixth outputs of the rectifier-phase 14-phase control system, and the outputs to the fifth and sixth control inputs of the central 9 , six control inputs of the rectifier 9 are connected to six inputs of the logic element OR 24, the output of which is connected to the input of the first shaper 15 pulses, the output of the ninth logic element AND 35 is connected to the second input Reset of the binary-decimal counter 28, the first output d which is connected to the second entrance. the seventh logical element AND 30, the input of the second logical element NOT 32 and the first input of the ninth lo 5I 3

And 35, and the second output is connected to the input of the first logical element OR 29 and the second inputs of the eighth and ninth logical elements And 33 and 35, the output of the current sensor 10 is connected to the input of the comparator 25 o

The valve motor works as follows.

Before launching, logic Os are formed at the outputs of the binary-decimal counter, which, through the logic elements AND 30, 33 and 35, arrive at the first inputs of the AND-NE logic elements 31, 34 and 36, at the output of which logical 1 is generated, allowing the passage of control pulses From the output of the system 14, a pulse-phase control of the rectifier through logic gates AND 18 - 23 to the control inputs of the rectifier Zo. When the motor starts, a current appears in the converter and the current sensor 10, which makes the comparator 25 in the state of logical 1 26 pulse shaper 26 of aemoy pulse input to a second flip-flop 27 starts a shaper, the output of which is formed with differential

logical 1 to O

incoming

to the counting first input of the binary-decimal counter 28 "At the first output of the counter 28, logical 1 is turned on, the second output will remain logical O O

As a result, logic gates O will be outputted at logic elements AND 30, logic G will be outputted at element I 33. At start-up or at rotational frequencies less than 0.1 of nominal, the output of switching-mode selection unit 11 is formed by logic 1, which is fed to the first inputs logic gates AND-NOT 31, 34 .and 36. At the same time, the outputs of the AND-HE elements 31 and 36 form logical 1, the output of the AND-NE element 34 is a logical O, which prohibits the passage of control pulses of the system 14 of the pulse-phase control through logic gates And 20 and 21 on the thyristors one of phase rectifier 9 The controlled rectifier 9 operates on a single phase circuit dvuhpoluperiodichnoy This current in the converter and the detector is intermittent work similarly, every two trigger pulse current 27 is changed its

573 6

state, forming counting pulses. counter 28, which using the element And 35, the output of which is connected. with the second input Reset, recalculates up to three by the number of phases of the thyristor rectifier and alternately turns off one of the phases through elements 29, 30, 31, 18, 19 and 35, 36.

Q Logical) at the output of block 11

leads to the fact that the two-position controlled key 17 with its closing contact connects the input of the integrator 16 to the input of the current regulator 13 o

15 The integrator 16 integrates the value of the discontinuous rectified current and, in its absence, between the time when this current drops to zero and until the next upstream equalizing pulse at the output of the integrator 16 remains, a voltage proportional to the current flowing in the constant link current, and is fed to the second input of the negative reverse

25 is connected to current regulator 13. In this case, the current regulator 13 operates on the principle of subordinate regulation. The next control pulse through the logical element OR 24 and the first pulse generator 15 pulsates the integrator 16, and the circuit repeats its work. At a rotation frequency greater than 0, 1 the nominal switching mode selection block 11 forms a logical O, which connects control key 17; the output of current sensor 10 to the second input of current regulator 13 directly. In addition, the output of logical elements AND-NOT 31, 34 and 36

0 logical 1 is generated, allowing control pulses to pass through the elements 18 and 21, 23 and 24 to the thyristors of all three phases of the rectifier. Next, the circuit works as a system of subordinate control of current and frequency of rotation.

Thus, due to the alternate disconnection of the thyristors of one of the phases of the rectifier at the start of the valve engine, it is possible to achieve a more uniform load on the current of the three-phase power source.

35

Claims (1)

Invention Formula A valve motor containing a stator with a winding core, a rotor mechanically connected to a pulsed rotor position sensor and a tacho10 15 20 25 a frequency converter, including a current inverter, to the output of which the core winding is connected, and the control circuits of the inverter thyristors are connected to the output of the pulse-phase control system of the inverter, the input connected to the output of the rotor position sensor, and a rectifier connected to the inverter through the current sensor, the switching mode selection unit, the input of which is connected to the output of the tachogenerator and the first input of the rotational frequency controller, the second input of which is the input of the rotation frequency reference The output is connected to the first input of the current regulator, the output of which is connected to the input of the system of the pulse-phase control of the rectifier, the first pulse shaper, the integrator with the reset input and the two-way controlled key, two logical elements And, the output pulse former is connected to the second input) Reset of the integrator, the first input K (| jToporo connected to the output of the current sensor and the first input of the controlled Mr. Kj | no4a, the second input of which is connected to the output of the integrator, and the output:, the second input of the current controller, the output of the block selection The switching circuit is connected to a control input of a two-position controlled key, which is characterized by the fact that, with the aim of increasing reliability by ensuring uniform loading of the phases of a three-phase energy source in autonomous power systems with a valve di- , a six-way arbitrary OR, a series-connected comparator, a pulse generator, a trigger, and a binary-decimal counter, are received by a kidney from the series-connected first logical cell NOT ment, the seventh AND gate and Gross carrying. the logical element NAND, a chain of consecutively connected new logical element NOT thirty 35 40 50 of the eighth logical power unit of the second logic power unit in series of the AND connection and the NAND element, the appearance of three logical units with the output of the blocking unit, the output of the first IEM unit and the NES is connected to the first and second I logos, the first inputs are respectively with ne outputs of the impulse control impulse control system, respectively, with the first control outputs of the second logical el, connected to the second input of the fourth logical first inputs of which, respectively, with the third and system moves the control impulse control with the third and the fourth one is the rectifier, the output element I-H, the second inputs of the fifth and cetic elements I, the second ones are connected to the corresponding and the sixth outputs of the phase control and the outputs - with the fifth and w control of the rectifier control rectifier six inputs logical output which plug-in imp driver of the ninth logical electronic switch to the second input of the no-decimal counter whose course is connected to the seventh logical electric key of the second logical and first input of the ninth AND element, and the second you to the input of the first logical NOT and the second inputs of the first logical elements of the current Ichika connected to Editor S.Pekar Torah Compiled by O. Bochkarev TehredM. Didyk i Proofreader L. Bezkid five 0 five with 0 five 0 0 the eighth logical element AND the second logical element AND-NOT, serially connected ninth logical element AND and the third logical element AND-NOT, the second inputs of the three logical elements AND-NOT connected to the output of the switching mode unit, the output of the first logical element AND-NOT connected to the second inputs of the first and second logic elements And, the first inputs of which are connected respectively to the first and second outputs of the pulse-phase control system of the rectifier, and the outputs - respectively to the first and second inputs s control vshr DC converter, output. The second logic element AND-NOT is connected to the second inputs of the third and fourth logic elements AND, the first inputs of which are connected respectively to the third and fourth outputs of the pulse-phase control system of the rectifier, and the outputs. - with the third and fourth inputs of the control of the rectifier, the output of the third logical element AND-NOT is connected to the second inputs of the fifth and sixth logic elements AND, the first inputs of which are connected respectively to the fifth and sixth outputs of the pulse-phase control system of the rectifier, and the outputs - with fifth and six entrances. rectifier control, processors of control rectifier inputs are connected to six inputs of an OR gate, the output of which is connected to the input of the first pulse generator, the output of the ninth AND gate is connected to the second input. Reset of the binary-decimal counter, the first output of which is connected to the second input the seventh logical element AND, the input of the second logical element NOT and the first input of the ninth logical element AND, and the second output is connected to the input of the first logical element NOT and the second inputs of the eighth and nine logical elements And, the output of the current sensor is connected to the input of the comparator