SG50450A1 - Method and apparatus for performing bus transactions in a computer system - Google Patents

Method and apparatus for performing bus transactions in a computer system

Info

Publication number
SG50450A1
SG50450A1 SG1996001687A SG1996001687A SG50450A1 SG 50450 A1 SG50450 A1 SG 50450A1 SG 1996001687 A SG1996001687 A SG 1996001687A SG 1996001687 A SG1996001687 A SG 1996001687A SG 50450 A1 SG50450 A1 SG 50450A1
Authority
SG
Singapore
Prior art keywords
computer system
bus transactions
performing bus
transactions
computer
Prior art date
Application number
SG1996001687A
Inventor
Nitin V Sarangdhar
Gurbir Singh
Konrad K Lai
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Priority to SG1996001687A priority Critical patent/SG50450A1/en
Publication of SG50450A1 publication Critical patent/SG50450A1/en

Links

SG1996001687A 1994-07-19 1994-07-19 Method and apparatus for performing bus transactions in a computer system SG50450A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
SG1996001687A SG50450A1 (en) 1994-07-19 1994-07-19 Method and apparatus for performing bus transactions in a computer system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SG1996001687A SG50450A1 (en) 1994-07-19 1994-07-19 Method and apparatus for performing bus transactions in a computer system

Publications (1)

Publication Number Publication Date
SG50450A1 true SG50450A1 (en) 1998-07-20

Family

ID=20429225

Family Applications (1)

Application Number Title Priority Date Filing Date
SG1996001687A SG50450A1 (en) 1994-07-19 1994-07-19 Method and apparatus for performing bus transactions in a computer system

Country Status (1)

Country Link
SG (1) SG50450A1 (en)

Similar Documents

Publication Publication Date Title
AU7137194A (en) Method and apparatus for performing bus transactions in a computer system
SG79915A1 (en) Method and apparatus for interrupt communication in a packet-switched computer system
GB2335769B (en) Method and apparatus for performing TLB shootdown operations in a multiprocessor system
AU2594995A (en) Method and apparatus for maintaining transaction ordering and arbitrating in a bus bridge
EP0760127A4 (en) Method and apparatus for configuring multiple agents in a computer system
EP0909416A4 (en) Method and apparatus for providing improved diagnostic functions in a computer system
GB2286910B (en) Apparatus and method for prefetching data to load buffers in a bridge between two buses in a computer
GB2338325B (en) Data processing method and apparatus for parallel discrete event simulation
IL120749A0 (en) Method and apparatus for enhancing performance of a processor in a computer system
IL117524A0 (en) Method and apparatus for transaction processing in a distributed database system
IL136172A0 (en) Method and apparatus for facilitating computer network transactions
EP0730766A4 (en) Computer method and apparatus for asynchronous ordered operations
AU2511995A (en) Method and apparatus for thermal management in a computer system
EP0593874A3 (en) System and method for performing resource reconfiguration in a computer system
GB2297180B (en) Method and apparatus for parallel processing in a database system
GB9502157D0 (en) Apparatus and method for configuring a computer system and a modem for use in a particular country
IL135459A0 (en) A system and method for performing computer processing operations
IL135460A0 (en) A system and method for performing computer processing operations
EP1021768A4 (en) System and method for maintaining memory coherency in a computer system having multiple system buses
AU5792198A (en) Method and apparatus for zero latency bus transactions
EP0432359A3 (en) Method and apparatus for performing memory protection operations in a parallel processor system
EP0674261A3 (en) Method and apparatus for error recovery in computer peripheral devices.
GB2329806B (en) Method and apparatur for supporting two subtractive decode agents on the same bus in a computer system
EP1127319A4 (en) Method and apparatus for communicating transaction types between hubs in a computer system
EP0817992A4 (en) Method and apparatus for selecting an optimal system bus clock in a highly scalable computer system