SG11202105094QA - Negative zero control in instruction execution - Google Patents
Negative zero control in instruction executionInfo
- Publication number
- SG11202105094QA SG11202105094QA SG11202105094QA SG11202105094QA SG11202105094QA SG 11202105094Q A SG11202105094Q A SG 11202105094QA SG 11202105094Q A SG11202105094Q A SG 11202105094QA SG 11202105094Q A SG11202105094Q A SG 11202105094QA SG 11202105094Q A SG11202105094Q A SG 11202105094QA
- Authority
- SG
- Singapore
- Prior art keywords
- instruction execution
- zero control
- negative zero
- negative
- control
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/4824—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices using signed-digit representation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/40—Transformation of program code
- G06F8/41—Compilation
- G06F8/44—Encoding
- G06F8/443—Optimisation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/3001—Arithmetic instructions
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30181—Instruction operation extension or modification
- G06F9/30189—Instruction operation extension or modification according to execution mode, e.g. mode flag
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/491—Indexing scheme relating to groups G06F7/491 - G06F7/4917
- G06F2207/4912—Non-specified BCD representation
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- General Engineering & Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Computing Systems (AREA)
- Mathematical Physics (AREA)
- Executing Machine-Instructions (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/277,446 US11023205B2 (en) | 2019-02-15 | 2019-02-15 | Negative zero control in instruction execution |
PCT/EP2020/051864 WO2020164889A1 (en) | 2019-02-15 | 2020-01-27 | Negative zero control in instruction execution |
Publications (1)
Publication Number | Publication Date |
---|---|
SG11202105094QA true SG11202105094QA (en) | 2021-06-29 |
Family
ID=69326525
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SG11202105094QA SG11202105094QA (en) | 2019-02-15 | 2020-01-27 | Negative zero control in instruction execution |
Country Status (9)
Country | Link |
---|---|
US (1) | US11023205B2 (ja) |
EP (1) | EP3924812B1 (ja) |
JP (1) | JP7398464B2 (ja) |
KR (1) | KR102598929B1 (ja) |
CN (1) | CN113439257A (ja) |
SG (1) | SG11202105094QA (ja) |
TW (1) | TWI758679B (ja) |
WO (1) | WO2020164889A1 (ja) |
ZA (1) | ZA202105937B (ja) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11314512B2 (en) * | 2019-08-09 | 2022-04-26 | International Business Machines Corporation | Efficient checking of a condition code anticipator for a floating point processor and/or unit |
US11487506B2 (en) | 2019-08-09 | 2022-11-01 | International Business Machines Corporation | Condition code anticipator for hexadecimal floating point |
US11734013B2 (en) * | 2021-06-17 | 2023-08-22 | International Business Machines Corporation | Exception summary for invalid values detected during instruction execution |
Family Cites Families (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
IL100987A (en) | 1991-02-27 | 1995-10-31 | Digital Equipment Corp | Method and device for encoding |
GB9510834D0 (en) | 1995-05-27 | 1995-07-19 | Int Computers Ltd | Decimal arithmetic apparatus and method |
US6862565B1 (en) | 2000-04-13 | 2005-03-01 | Hewlett-Packard Development Company, L.P. | Method and apparatus for validating cross-architecture ISA emulation |
US6970898B2 (en) | 2001-05-25 | 2005-11-29 | Sun Microsystems, Inc. | System and method for forcing floating point status information to selected values |
US7133890B2 (en) * | 2001-05-25 | 2006-11-07 | Sun Microsystems, Inc. | Total order comparator unit for comparing values of two floating point operands |
US7346735B2 (en) | 2004-04-08 | 2008-03-18 | Intel Corporation | Virtualized load buffers |
US7543007B2 (en) | 2005-08-22 | 2009-06-02 | Sun Microsystems, Inc. | Residue-based error detection for a shift operation |
US8560591B2 (en) * | 2007-04-25 | 2013-10-15 | International Business Machines Corporation | Detection of potential need to use a larger data format in performing floating point operations |
US20100262813A1 (en) | 2009-04-14 | 2010-10-14 | International Business Machines Corporation | Detecting and Handling Short Forward Branch Conversion Candidates |
US8495125B2 (en) * | 2009-05-27 | 2013-07-23 | Microchip Technology Incorporated | DSP engine with implicit mixed sign operands |
US8856759B2 (en) | 2010-02-01 | 2014-10-07 | Bull Hn Information Systems Inc. | Method and apparatus providing COBOL decimal type arithmetic functions with improved performance |
WO2012077185A1 (ja) | 2010-12-07 | 2012-06-14 | 富士通株式会社 | 10進絶対値加算器 |
US9075621B2 (en) | 2011-12-23 | 2015-07-07 | Arm Limited | Error recovery upon reaching oldest instruction marked with error or upon timed expiration by flushing instructions in pipeline pending queue and restarting execution |
US9335993B2 (en) * | 2011-12-29 | 2016-05-10 | International Business Machines Corporation | Convert from zoned format to decimal floating point format |
US9329861B2 (en) * | 2011-12-29 | 2016-05-03 | International Business Machines Corporation | Convert to zoned format from decimal floating point format |
JP2013242700A (ja) * | 2012-05-21 | 2013-12-05 | Internatl Business Mach Corp <Ibm> | コード最適化方法、プログラム及びシステム |
US9477476B2 (en) | 2012-11-27 | 2016-10-25 | Qualcomm Incorporated | Fusing immediate value, write-based instructions in instruction processing circuits, and related processor systems, methods, and computer-readable media |
US9940182B1 (en) | 2013-09-13 | 2018-04-10 | Stott Creations LLC | Business rule engine validation systems and related methods |
US20160092162A1 (en) * | 2014-09-30 | 2016-03-31 | International Business Machines Corporation | Machine instructions for converting to decimal floating point format from packed decimal format |
US20160092163A1 (en) | 2014-09-30 | 2016-03-31 | International Business Machines Corporation | Machine instructions for converting from decimal floating point format to packed decimal format |
US10698688B2 (en) | 2015-06-24 | 2020-06-30 | International Business Machines Corporation | Efficient quantization of compare results |
US10175946B2 (en) | 2016-09-30 | 2019-01-08 | International Business Machines Corporation | Perform sign operation decimal instruction |
US9785435B1 (en) * | 2016-10-27 | 2017-10-10 | International Business Machines Corporation | Floating point instruction with selectable comparison attributes |
-
2019
- 2019-02-15 US US16/277,446 patent/US11023205B2/en active Active
-
2020
- 2020-01-15 TW TW109101348A patent/TWI758679B/zh active
- 2020-01-27 KR KR1020217025948A patent/KR102598929B1/ko active IP Right Grant
- 2020-01-27 SG SG11202105094QA patent/SG11202105094QA/en unknown
- 2020-01-27 WO PCT/EP2020/051864 patent/WO2020164889A1/en unknown
- 2020-01-27 CN CN202080014159.2A patent/CN113439257A/zh active Pending
- 2020-01-27 JP JP2021539403A patent/JP7398464B2/ja active Active
- 2020-01-27 EP EP20702272.4A patent/EP3924812B1/en active Active
-
2021
- 2021-08-18 ZA ZA2021/05937A patent/ZA202105937B/en unknown
Also Published As
Publication number | Publication date |
---|---|
EP3924812A1 (en) | 2021-12-22 |
WO2020164889A1 (en) | 2020-08-20 |
EP3924812C0 (en) | 2023-08-30 |
TW202034155A (zh) | 2020-09-16 |
TWI758679B (zh) | 2022-03-21 |
KR20210118108A (ko) | 2021-09-29 |
KR102598929B1 (ko) | 2023-11-03 |
CN113439257A (zh) | 2021-09-24 |
JP2022520157A (ja) | 2022-03-29 |
ZA202105937B (en) | 2022-07-27 |
US20200264840A1 (en) | 2020-08-20 |
JP7398464B2 (ja) | 2023-12-14 |
EP3924812B1 (en) | 2023-08-30 |
US11023205B2 (en) | 2021-06-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ZA202105937B (en) | Negative zero control in instruction execution | |
GB202200060D0 (en) | Computing device | |
IL249848A0 (en) | Systems and methods for revealing a current processor instruction when exiting a virtual machine | |
EP3172631A4 (en) | Cascaded model predictive control (mpc) approach for plantwide control and optimization | |
SG11202002914TA (en) | Blockchain-based judgment execution | |
IL264683B (en) | Vector multiplication instruction | |
GB2545761B (en) | Handling move instructions using register renaming | |
GB201903347D0 (en) | Execution unit | |
EP2972794A4 (en) | A method for executing blocks of instructions using a microprocessor architecture having a register view, source view, instruction view, and a plurality of register templates | |
EP3380943A4 (en) | COMMAND AND LOGIC FOR CACHE CONTROL OPERATIONS | |
GB2543554B (en) | Handling exceptional conditions for vector arithmetic instruction | |
GB2589334B (en) | Register-provided-opcode instruction | |
IL261429B (en) | A compound multiplication instruction | |
EP3275170A4 (en) | Workload scheduler for computing devices with camera | |
EP3384378A4 (en) | COMMAND AND LOGIC FOR ORDERED HANDLING IN AN UNPARALLELED PROCESSOR | |
GB2538237B (en) | Available register control for register renaming | |
GB2595191B (en) | Digit Validation check control in instruction execution | |
SG11202112268SA (en) | Machine learning processing pipeline optimization | |
GB201903346D0 (en) | Execution unit | |
IL279495A (en) | Business compare-and-reject instruction | |
GB2582143B (en) | Execution unit | |
GB201903348D0 (en) | Execution unit | |
GB2551548B (en) | Register restoring branch instruction | |
GB2598720B (en) | Virtual job control | |
GB2580316B (en) | Instruction cache in a multi-threaded processor |