SG11202009936XA - Matrix vector multiplier with a vector register file comprising a multi-port memory - Google Patents

Matrix vector multiplier with a vector register file comprising a multi-port memory

Info

Publication number
SG11202009936XA
SG11202009936XA SG11202009936XA SG11202009936XA SG11202009936XA SG 11202009936X A SG11202009936X A SG 11202009936XA SG 11202009936X A SG11202009936X A SG 11202009936XA SG 11202009936X A SG11202009936X A SG 11202009936XA SG 11202009936X A SG11202009936X A SG 11202009936XA
Authority
SG
Singapore
Prior art keywords
vector
register file
port memory
multiplier
matrix
Prior art date
Application number
SG11202009936XA
Inventor
Jeremy Fowers
Kalin Ovtcharov
Eric S Chung
Todd Michael Massengill
Ming Gang Liu
Gabriel Leonard Weisz
Original Assignee
Microsoft Technology Licensing Llc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Microsoft Technology Licensing Llc filed Critical Microsoft Technology Licensing Llc
Publication of SG11202009936XA publication Critical patent/SG11202009936XA/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/061—Improving I/O performance
    • G06F3/0613—Improving I/O performance in relation to throughput
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
    • G06F3/0656—Data buffering arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
    • G06F3/0659—Command handling arrangements, e.g. command buffers, queues, command scheduling
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/3001—Arithmetic instructions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G06F9/30043—LOAD or STORE instructions; Clear instruction
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/3012—Organisation of register space, e.g. banked or distributed register file
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/04—Arrangements for selecting an address in a digital store using a sequential addressing device, e.g. shift register, counter
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/12—Group selection circuits, e.g. for memory block selection, chip selection, array selection
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/16—Multiple access memory array, e.g. addressing one storage element via at least two independent addressing line groups
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Human Computer Interaction (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Mathematical Physics (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Computational Mathematics (AREA)
  • Complex Calculations (AREA)
  • Advance Control (AREA)
  • Memory System (AREA)
SG11202009936XA 2018-04-21 2019-04-06 Matrix vector multiplier with a vector register file comprising a multi-port memory SG11202009936XA (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US15/959,209 US10795678B2 (en) 2018-04-21 2018-04-21 Matrix vector multiplier with a vector register file comprising a multi-port memory
PCT/US2019/026205 WO2019204068A1 (en) 2018-04-21 2019-04-06 Matrix vector multiplier with a vector register file comprising a multi-port memory

Publications (1)

Publication Number Publication Date
SG11202009936XA true SG11202009936XA (en) 2020-11-27

Family

ID=66248741

Family Applications (1)

Application Number Title Priority Date Filing Date
SG11202009936XA SG11202009936XA (en) 2018-04-21 2019-04-06 Matrix vector multiplier with a vector register file comprising a multi-port memory

Country Status (13)

Country Link
US (1) US10795678B2 (en)
EP (1) EP3785112B1 (en)
JP (1) JP7262569B2 (en)
KR (1) KR20210002495A (en)
CN (1) CN112005214B (en)
AU (1) AU2019257260B2 (en)
BR (1) BR112020019457A2 (en)
CA (1) CA3096443A1 (en)
IL (1) IL278050B2 (en)
MX (1) MX2020010916A (en)
PH (1) PH12020551746A1 (en)
SG (1) SG11202009936XA (en)
WO (1) WO2019204068A1 (en)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11574659B2 (en) * 2018-09-11 2023-02-07 Micron Technology, Inc. Parallel access to volatile memory by a processing device for machine learning
US11579883B2 (en) * 2018-09-14 2023-02-14 Intel Corporation Systems and methods for performing horizontal tile operations
EP3623984A1 (en) * 2018-09-17 2020-03-18 Secure-IC SAS Circuit configured to monitor a sensitive payload
US11983616B2 (en) * 2018-10-01 2024-05-14 Expedera, Inc. Methods and apparatus for constructing digital circuits for performing matrix operations
US11586883B2 (en) * 2018-12-14 2023-02-21 Microsoft Technology Licensing, Llc Residual quantization for neural networks
US11748599B2 (en) * 2019-02-21 2023-09-05 Texas Instruments Incorporated Super-tiling in neural network processing to enable analytics at lower memory speed
US11907827B2 (en) * 2019-06-28 2024-02-20 Intel Corporation Schedule-aware tensor distribution module
KR102371451B1 (en) 2021-05-27 2022-03-07 충남대학교 산학협력단 Parallel multiplication apparatus using multi-port memory
US20220413852A1 (en) * 2021-06-25 2022-12-29 Intel Corporation Processor embedded streaming buffer

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4036455C1 (en) * 1990-11-15 1992-04-02 Siemens Ag, 8000 Muenchen, De
JP3297925B2 (en) * 1991-09-12 2002-07-02 ソニー株式会社 Signal processing processor
EP1311945A1 (en) 2000-08-22 2003-05-21 Jean-Paul Theis A configurable register file with multi-range shift register support
IL145245A0 (en) * 2001-09-03 2002-06-30 Jtc 2000 Dev Delaware Inc System and method including vector-matrix multiplication
US7284113B2 (en) * 2003-01-29 2007-10-16 Via Technologies, Inc. Synchronous periodical orthogonal data converter
GB2399900B (en) * 2003-03-27 2005-10-05 Micron Technology Inc Data reording processor and method for use in an active memory device
US7394288B1 (en) 2004-12-13 2008-07-01 Massachusetts Institute Of Technology Transferring data in a parallel processing environment
JP2007280297A (en) * 2006-04-11 2007-10-25 Seiko Epson Corp Processor, register file circuit, integrated circuit device, microcomputer, and electronic equipment
US8984043B2 (en) * 2009-12-23 2015-03-17 Intel Corporation Multiplying and adding matrices
JP6502265B2 (en) 2013-02-05 2019-04-17 スリーエム イノベイティブ プロパティズ カンパニー Graphic goods
US9384168B2 (en) * 2013-06-11 2016-07-05 Analog Devices Global Vector matrix product accelerator for microprocessor integration
JP6253514B2 (en) * 2014-05-27 2017-12-27 ルネサスエレクトロニクス株式会社 Processor
GB2540940B (en) * 2015-07-31 2018-01-03 Advanced Risc Mach Ltd An apparatus and method for transferring a plurality of data structures between memory and one or more vectors of data elements stored in a register bank
US20170371657A1 (en) * 2016-06-24 2017-12-28 Qualcomm Incorporated Scatter to gather operation
US11132599B2 (en) * 2017-02-28 2021-09-28 Microsoft Technology Licensing, Llc Multi-function unit for programmable hardware nodes for neural network processing

Also Published As

Publication number Publication date
IL278050B2 (en) 2023-11-01
CA3096443A1 (en) 2019-10-24
MX2020010916A (en) 2020-11-09
JP7262569B2 (en) 2023-04-21
EP3785112A1 (en) 2021-03-03
IL278050B1 (en) 2023-07-01
PH12020551746A1 (en) 2021-07-26
WO2019204068A1 (en) 2019-10-24
AU2019257260A1 (en) 2020-10-01
US20190324748A1 (en) 2019-10-24
US10795678B2 (en) 2020-10-06
CN112005214A (en) 2020-11-27
JP2021522630A (en) 2021-08-30
EP3785112B1 (en) 2022-03-16
KR20210002495A (en) 2021-01-08
IL278050A (en) 2020-11-30
BR112020019457A2 (en) 2021-01-05
CN112005214B (en) 2024-02-20
AU2019257260B2 (en) 2023-09-28

Similar Documents

Publication Publication Date Title
IL278050A (en) Matrix vector multiplier with a vector register file comprising a multi-port memory
SG11202105845SA (en) Secured extended range application data exchange
GB2574060B (en) Processing matrix vector multiplication
EP3726399A4 (en) Matrix multiplier
GB201710332D0 (en) Register-based matrix multiplication
IL270443B1 (en) A system for virtual currency based on blockchain architecture and physical marking
DK3364291T3 (en) Permutation in a matrix vector processor
EP3248097A4 (en) Object memory data flow instruction execution
EP3821332A4 (en) Isolated performance domains in a memory system
EP3398073A4 (en) Securely storing and distributing sensitive data in a cloud-based application
EP3903314A4 (en) Physical unclonable function (puf) with nand memory array
PT3554843T (en) Disposing memory banks and select register
GB2568085B (en) Hardware unit for performing matrix multiplication with clock gating
EP3874389A4 (en) Secure memory access in a virtualized computing environment
GB201709499D0 (en) Memory management in non-volatile memory
GB202008092D0 (en) Memory based configuration state registers
CA187391S (en) Payment card with a notch
CA190615S (en) Payment card with a notch
HUE049260T2 (en) Mixed-width simd operations having even-element and odd-element operations using register pair for wide data elements
EP3864505A4 (en) Vector registers implemented in memory
GB2583121B (en) In memory computation
GB201819786D0 (en) Flexible optimized data handling in systems with multiple memories
GB2580165B (en) Data exchange in a computer with predetermined delay
EP3891627A4 (en) Pipelined matrix multiplication at a graphics processing unit
GB202001178D0 (en) Shared memory file transfer