SG11202000763TA - Reconfigurable cache architecture and methods for cache coherency - Google Patents

Reconfigurable cache architecture and methods for cache coherency

Info

Publication number
SG11202000763TA
SG11202000763TA SG11202000763TA SG11202000763TA SG11202000763TA SG 11202000763T A SG11202000763T A SG 11202000763TA SG 11202000763T A SG11202000763T A SG 11202000763TA SG 11202000763T A SG11202000763T A SG 11202000763TA SG 11202000763T A SG11202000763T A SG 11202000763TA
Authority
SG
Singapore
Prior art keywords
cache
methods
reconfigurable
architecture
coherency
Prior art date
Application number
SG11202000763TA
Inventor
Elad Raz
Original Assignee
Next Silicon Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Next Silicon Ltd filed Critical Next Silicon Ltd
Publication of SG11202000763TA publication Critical patent/SG11202000763TA/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0893—Caches characterised by their organisation or structure
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1032—Reliability improvement, data loss prevention, degraded operation etc
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/60—Details of cache memory
    • G06F2212/601—Reconfiguration of cache memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
SG11202000763TA 2017-08-03 2018-08-03 Reconfigurable cache architecture and methods for cache coherency SG11202000763TA (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201762540854P 2017-08-03 2017-08-03
PCT/US2018/045131 WO2019028327A1 (en) 2017-08-03 2018-08-03 Reconfigurable cache architecture and methods for cache coherency

Publications (1)

Publication Number Publication Date
SG11202000763TA true SG11202000763TA (en) 2020-02-27

Family

ID=65231030

Family Applications (1)

Application Number Title Priority Date Filing Date
SG11202000763TA SG11202000763TA (en) 2017-08-03 2018-08-03 Reconfigurable cache architecture and methods for cache coherency

Country Status (8)

Country Link
US (3) US11176041B2 (en)
EP (2) EP3662376B1 (en)
JP (1) JP7126136B2 (en)
KR (1) KR20200049775A (en)
CN (2) CN111164580B (en)
ES (1) ES2950681T3 (en)
SG (1) SG11202000763TA (en)
WO (1) WO2019028327A1 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3662376B1 (en) 2017-08-03 2023-04-05 Next Silicon Ltd Reconfigurable cache architecture and methods for cache coherency
US10402091B1 (en) * 2018-04-30 2019-09-03 EMC IP Holding Company LLC Managing data in log-structured storage systems
US11216377B2 (en) 2019-12-18 2022-01-04 Nxp Usa, Inc. Hardware accelerator automatic detection of software process migration
CN112306500B (en) * 2020-11-30 2022-06-07 上海交通大学 Compiling method for reducing multi-class access conflict aiming at coarse-grained reconfigurable structure

Family Cites Families (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5321806A (en) 1991-08-21 1994-06-14 Digital Equipment Corporation Method and apparatus for transmitting graphics command in a computer graphics system
US5367653A (en) 1991-12-26 1994-11-22 International Business Machines Corporation Reconfigurable multi-way associative cache memory
US6219745B1 (en) * 1998-04-15 2001-04-17 Advanced Micro Devices, Inc. System and method for entering a stream read buffer mode to store non-cacheable or block data
US6370619B1 (en) * 1998-06-22 2002-04-09 Oracle Corporation Managing partitioned cache
US6493800B1 (en) 1999-03-31 2002-12-10 International Business Machines Corporation Method and system for dynamically partitioning a shared cache
US6347346B1 (en) 1999-06-30 2002-02-12 Chameleon Systems, Inc. Local memory unit system with global access for use on reconfigurable chips
US7028299B1 (en) * 2000-06-30 2006-04-11 Intel Corporation Task-based multiprocessing system
US6636946B2 (en) * 2001-03-13 2003-10-21 Micron Technology, Inc. System and method for caching data based on identity of requestor
US6848026B2 (en) * 2001-11-09 2005-01-25 International Business Machines Corporation Caching memory contents into cache partitions based on memory locations
US7043610B2 (en) * 2002-08-19 2006-05-09 Aristos Logic Corporation System and method for maintaining cache coherency without external controller intervention
US7269174B2 (en) 2003-03-28 2007-09-11 Modular Mining Systems, Inc. Dynamic wireless network
US7120651B2 (en) * 2003-08-01 2006-10-10 Oracle International Corporation Maintaining a shared cache that has partitions allocated among multiple nodes and a data-to-partition mapping
US20060236074A1 (en) * 2005-04-14 2006-10-19 Arm Limited Indicating storage locations within caches
US7478210B2 (en) * 2006-06-09 2009-01-13 Intel Corporation Memory reclamation with optimistic concurrency
US8156307B2 (en) 2007-08-20 2012-04-10 Convey Computer Multi-processor system having at least one processor that comprises a dynamically reconfigurable instruction set
US8176256B2 (en) * 2008-06-12 2012-05-08 Microsoft Corporation Cache regions
JP5294304B2 (en) 2008-06-18 2013-09-18 日本電気株式会社 Reconfigurable electronic circuit device
EP2310952A4 (en) 2008-07-01 2014-09-03 S K Nandy A method and system on chip (soc) for adapting a reconfigurable hardware for an application at runtime
US8230176B2 (en) * 2009-06-26 2012-07-24 International Business Machines Corporation Reconfigurable cache
KR101076869B1 (en) 2010-03-16 2011-10-25 광운대학교 산학협력단 Memory centric communication apparatus in coarse grained reconfigurable array
US8621151B2 (en) 2010-11-23 2013-12-31 IP Cube Partners (IPC) Co., Ltd. Active memory processor system
US8504778B2 (en) 2010-11-24 2013-08-06 IP Cube Partners (ICP) Co., Ltd. Multi-core active memory processor system
US8589628B2 (en) 2010-11-29 2013-11-19 IP Cube Partners (ICP) Co., Ltd. Hybrid active memory processor system
US20120151232A1 (en) * 2010-12-12 2012-06-14 Fish Iii Russell Hamilton CPU in Memory Cache Architecture
US8856455B2 (en) * 2012-03-28 2014-10-07 International Business Machines Corporation Data cache block deallocate requests
US8874852B2 (en) * 2012-03-28 2014-10-28 International Business Machines Corporation Data cache block deallocate requests in a multi-level cache hierarchy
US8767501B2 (en) 2012-07-17 2014-07-01 International Business Machines Corporation Self-reconfigurable address decoder for associative index extended caches
US9135156B2 (en) * 2012-10-29 2015-09-15 Broadcom Corporation Dynamically configurable memory
US9652388B2 (en) * 2013-07-31 2017-05-16 Intel Corporation Method, apparatus and system for performing management component transport protocol (MCTP) communications with a universal serial bus (USB) device
US9460012B2 (en) 2014-02-18 2016-10-04 National University Of Singapore Fusible and reconfigurable cache architecture
US10089238B2 (en) 2014-07-17 2018-10-02 Qualcomm Incorporated Method and apparatus for a shared cache with dynamic partitioning
US10481835B2 (en) * 2014-10-09 2019-11-19 Netapp, Inc. Methods and systems for dynamic hashing in caching sub-systems
US9852071B2 (en) * 2014-10-20 2017-12-26 International Business Machines Corporation Granting exclusive cache access using locality cache coherency state
US9727239B2 (en) * 2014-11-13 2017-08-08 Samsung Electronics Co., Ltd. Electronic system with partitioning mechanism and method of operation thereof
US10061511B2 (en) 2015-09-23 2018-08-28 Hanan Potash Computing device with frames/bins structure, mentor layer and plural operand processing
US20170091111A1 (en) 2015-09-30 2017-03-30 International Business Machines Corporation Configurable cache architecture
US9734070B2 (en) * 2015-10-23 2017-08-15 Qualcomm Incorporated System and method for a shared cache with adaptive partitioning
EP3662376B1 (en) 2017-08-03 2023-04-05 Next Silicon Ltd Reconfigurable cache architecture and methods for cache coherency

Also Published As

Publication number Publication date
CN111164580B (en) 2023-10-31
US20190042427A1 (en) 2019-02-07
EP3662376A1 (en) 2020-06-10
US11720496B2 (en) 2023-08-08
US11176041B2 (en) 2021-11-16
JP7126136B2 (en) 2022-08-26
US20230376419A1 (en) 2023-11-23
ES2950681T3 (en) 2023-10-11
JP2020530176A (en) 2020-10-15
CN117271392A (en) 2023-12-22
KR20200049775A (en) 2020-05-08
CN111164580A (en) 2020-05-15
EP4209914A1 (en) 2023-07-12
EP3662376A4 (en) 2021-04-07
US20220100660A1 (en) 2022-03-31
WO2019028327A1 (en) 2019-02-07
EP3662376B1 (en) 2023-04-05

Similar Documents

Publication Publication Date Title
EP3427156A4 (en) Apparatuses and methods for cache invalidate
GB2581913B (en) Access control in microservice architectures
GB2564994B (en) Cache memory access
EP3465445A4 (en) Cache coherence for processing in memory
GB2565069B (en) Address translation cache
GB2529035B (en) Invalidation data area for cache
GB2574042B (en) Branch Prediction Cache
GB2539383B (en) Cache coherency
EP3422198A4 (en) Multi-chip multiprocessor cache coherence operation method and multi-chip multiprocessor
SG11202000763TA (en) Reconfigurable cache architecture and methods for cache coherency
EP3149596A4 (en) Cache architecture
HK1245437A1 (en) Data caching
GB201714757D0 (en) Cache line statuses
EP3695317A4 (en) Zero latency prefetching in caches
EP3723410A4 (en) Cache decision method and device
EP3292220A4 (en) Multiprocessor pipeline architecture
GB2532545B (en) Processors and methods for cache sparing stores
GB2579329B (en) Cache management
GB2546245B (en) Cache memory
GB201601942D0 (en) Cache and method
GB2539382B (en) Cache coherency
GB2542646B (en) Non-linear cache logic
GB2566470B (en) Cache storage
GB201520669D0 (en) Processors with support for compact branch instructions and meods
EP3014457A4 (en) Initiation of cache flushes and invalidations on graphics processors