SG11201706340TA - Method for accessing data visitor directory in multi-core system and device - Google Patents

Method for accessing data visitor directory in multi-core system and device

Info

Publication number
SG11201706340TA
SG11201706340TA SG11201706340TA SG11201706340TA SG11201706340TA SG 11201706340T A SG11201706340T A SG 11201706340TA SG 11201706340T A SG11201706340T A SG 11201706340TA SG 11201706340T A SG11201706340T A SG 11201706340TA SG 11201706340T A SG11201706340T A SG 11201706340TA
Authority
SG
Singapore
Prior art keywords
accessing data
core system
data visitor
visitor directory
directory
Prior art date
Application number
SG11201706340TA
Other languages
English (en)
Inventor
Xiongli Gu
Lei Fang
Weiguang Cai
Peng Liu
Original Assignee
Huawei Tech Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Tech Co Ltd filed Critical Huawei Tech Co Ltd
Publication of SG11201706340TA publication Critical patent/SG11201706340TA/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0817—Cache consistency protocols using directory methods
    • G06F12/0822—Copy directories
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0811—Multiuser, multiprocessor or multiprocessing cache systems with multilevel cache hierarchies
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0817—Cache consistency protocols using directory methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0817—Cache consistency protocols using directory methods
    • G06F12/0828—Cache consistency protocols using directory methods with concurrent directory accessing, i.e. handling multiple concurrent coherency transactions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/084—Multiuser, multiprocessor or multiprocessing cache systems with a shared cache
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0846—Cache with multiple tag or data arrays being simultaneously accessible
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0864—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using pseudo-associative means, e.g. set-associative or hashing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1041—Resource optimization
    • G06F2212/1044—Space efficiency improvement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/28—Using a specific disk cache architecture
    • G06F2212/283—Plural cache memories
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/31—Providing disk cache in a specific location of a storage system
    • G06F2212/314—In storage network, e.g. network attached cache
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/60—Details of cache memory
    • G06F2212/6032—Way prediction in set-associative cache
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/62—Details of cache specific to multiprocessor cache arrangements
    • G06F2212/621—Coherency control relating to peripheral accessing, e.g. from DMA or I/O device

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Management, Administration, Business Operations System, And Electronic Commerce (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
SG11201706340TA 2015-02-16 2015-02-16 Method for accessing data visitor directory in multi-core system and device SG11201706340TA (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2015/073192 WO2016131175A1 (fr) 2015-02-16 2015-02-16 Procédé et dispositif permettant d'accéder à un répertoire de visiteurs de données dans un système multi-cœurs

Publications (1)

Publication Number Publication Date
SG11201706340TA true SG11201706340TA (en) 2017-09-28

Family

ID=56691906

Family Applications (1)

Application Number Title Priority Date Filing Date
SG11201706340TA SG11201706340TA (en) 2015-02-16 2015-02-16 Method for accessing data visitor directory in multi-core system and device

Country Status (8)

Country Link
US (1) US20170364442A1 (fr)
EP (1) EP3249539B1 (fr)
JP (1) JP6343722B2 (fr)
KR (1) KR102027391B1 (fr)
CN (2) CN111488293B (fr)
CA (1) CA2976132A1 (fr)
SG (1) SG11201706340TA (fr)
WO (1) WO2016131175A1 (fr)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113468096A (zh) * 2017-06-26 2021-10-01 上海寒武纪信息科技有限公司 数据共享系统及其数据共享方法
CN109684237B (zh) * 2018-11-20 2021-06-01 华为技术有限公司 基于多核处理器的数据访问方法和装置
CN112825072B (zh) * 2019-11-21 2023-02-17 青岛海信移动通信技术股份有限公司 通信终端以及数据共享方法
CN114880254A (zh) * 2022-04-02 2022-08-09 锐捷网络股份有限公司 一种表项读取方法、装置及网络设备
CN117807016B (zh) * 2024-03-01 2024-07-09 上海励驰半导体有限公司 多核异构系统与外部设备的通信方法、设备、存储介质

Family Cites Families (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5197139A (en) * 1990-04-05 1993-03-23 International Business Machines Corporation Cache management for multi-processor systems utilizing bulk cross-invalidate
JP3132749B2 (ja) * 1994-12-05 2001-02-05 インターナショナル・ビジネス・マシーンズ・コーポレ−ション マルチプロセッサ・データ処理システム
US5787477A (en) * 1996-06-18 1998-07-28 International Business Machines Corporation Multi-processor cache coherency protocol allowing asynchronous modification of cache data
US7509391B1 (en) * 1999-11-23 2009-03-24 Texas Instruments Incorporated Unified memory management system for multi processor heterogeneous architecture
US6922755B1 (en) * 2000-02-18 2005-07-26 International Business Machines Corporation Directory tree multinode computer system
US6725343B2 (en) * 2000-10-05 2004-04-20 Hewlett-Packard Development Company, L.P. System and method for generating cache coherence directory entries and error correction codes in a multiprocessor system
US6895476B2 (en) * 2002-10-03 2005-05-17 Hewlett-Packard Development Company, L.P. Retry-based late race resolution mechanism for a computer system
US20050273571A1 (en) * 2004-06-02 2005-12-08 Lyon Thomas L Distributed virtual multiprocessor
US7376793B2 (en) * 2005-07-21 2008-05-20 Sun Microsystems, Inc. Cache coherence protocol with speculative writestream
US20070079074A1 (en) * 2005-09-30 2007-04-05 Collier Josh D Tracking cache coherency in an extended multiple processor environment
US7475193B2 (en) * 2006-01-18 2009-01-06 International Business Machines Corporation Separate data and coherency cache directories in a shared cache in a multiprocessor system
US8195890B1 (en) * 2006-08-22 2012-06-05 Sawyer Law Group, P.C. Method for maintaining cache coherence using a distributed directory with event driven updates
US7840759B2 (en) * 2007-03-21 2010-11-23 International Business Machines Corporation Shared cache eviction
US8065487B2 (en) * 2007-03-21 2011-11-22 International Business Machines Corporation Structure for shared cache eviction
CN100543687C (zh) * 2007-09-04 2009-09-23 杭州华三通信技术有限公司 一种多核系统的资源管理方法和控制核
US20110004729A1 (en) * 2007-12-19 2011-01-06 3Leaf Systems, Inc. Block Caching for Cache-Coherent Distributed Shared Memory
US8607237B2 (en) * 2008-06-02 2013-12-10 Microsoft Corporation Collection with local lists for a multi-processor system
US8140825B2 (en) * 2008-08-05 2012-03-20 International Business Machines Corporation Systems and methods for selectively closing pages in a memory
CN101504617B (zh) * 2009-03-23 2011-05-11 华为技术有限公司 一种基于处理器共享内存的数据发送方法及装置
CN101859281A (zh) * 2009-04-13 2010-10-13 廖鑫 基于集中式目录的嵌入式多核缓存一致性方法
US9361297B2 (en) * 2009-07-30 2016-06-07 Adobe Systems Incorporated Web service-based, data binding abstraction method
US8719500B2 (en) * 2009-12-07 2014-05-06 Intel Corporation Technique for tracking shared data in a multi-core processor or multi-processor system
CN102063406B (zh) * 2010-12-21 2012-07-25 清华大学 用于多核处理器的网络共享Cache及其目录控制方法
US9411733B2 (en) * 2011-09-09 2016-08-09 University Of Rochester Sharing pattern-based directory coherence for multicore scalability (“SPACE”)
CN102346714B (zh) * 2011-10-09 2014-07-02 西安交通大学 用于多核处理器的一致性维护装置及一致性交互方法
US9424191B2 (en) * 2012-06-29 2016-08-23 Intel Corporation Scalable coherence for multi-core processors
US9158689B2 (en) * 2013-02-11 2015-10-13 Empire Technology Development Llc Aggregating cache eviction notifications to a directory
US9830265B2 (en) * 2013-11-20 2017-11-28 Netspeed Systems, Inc. Reuse of directory entries for holding state information through use of multiple formats
CN104133785B (zh) * 2014-07-30 2017-03-08 浪潮集团有限公司 采用混合目录的双控存储服务器的缓存一致性实现方法
WO2016049807A1 (fr) * 2014-09-29 2016-04-07 华为技术有限公司 Procédé de traitement de répertoire de cache et dispositif de commande de répertoire d'un système de processeur multicœur

Also Published As

Publication number Publication date
CN106164874B (zh) 2020-04-03
EP3249539A4 (fr) 2018-01-24
CN111488293B (zh) 2024-06-25
JP6343722B2 (ja) 2018-06-13
EP3249539A1 (fr) 2017-11-29
JP2018508894A (ja) 2018-03-29
KR20170107061A (ko) 2017-09-22
WO2016131175A1 (fr) 2016-08-25
CN111488293A (zh) 2020-08-04
EP3249539B1 (fr) 2021-08-18
US20170364442A1 (en) 2017-12-21
KR102027391B1 (ko) 2019-10-01
CA2976132A1 (fr) 2016-08-25
CN106164874A (zh) 2016-11-23
BR112017017306A2 (pt) 2019-12-17

Similar Documents

Publication Publication Date Title
SG11201708477UA (en) Method for accessing extended memory, device, and system
HK1200956A1 (en) Data processing system and method
EP3373155A4 (fr) Procédé et dispositif d'écriture de données dans un système de fichier distribué
HK1205578A1 (en) Method for processing database and accessing data and system thereof
EP2933733A4 (fr) Procédé et dispositif de traitement de données dans un système de stockage de fichiers réparti
EP2889780A4 (fr) Système de traitement de données et procédé de traitement de données
HK1205587A1 (en) Method for processing data and system thereof
HK1206884A1 (en) Method for processing data and system thereof
EP3018588A4 (fr) Méthode, appareil et système de traitement d'accès mémoire
EP3043497A4 (fr) Procédé et dispositif de traitement de données
EP2942715A4 (fr) Procédé de migration de données, appareil de migration de données et dispositif de stockage
EP2985702A4 (fr) Méthode et dispositif de traitement de données, et système informatique
EP2940598A4 (fr) Procédé et dispositif de traitement d'objet de données
GB201405016D0 (en) Data analysis system and method
EP2955855A4 (fr) Dispositif de traitement de données et procédé de traitement de données
EP2905706A4 (fr) Dispositif de traitement de données et procédé de traitement de données
HK1213111A1 (zh) 種網絡應用中訪問功能的方法和設備
EP3007494A4 (fr) Procédé et dispositif de traitement de données
EP3073393A4 (fr) Procédé et dispositif de traitement de données
EP2913754A4 (fr) Procédé de migration de données de mémoire, ordinateur et appareil
EP2958240A4 (fr) Dispositif de traitement de données et procédé de traitement de données
GB201617277D0 (en) System and method for storing and accessing data
HK1204687A1 (en) Method for data processing and system thereof
EP2955853A4 (fr) Dispositif de traitement de données et procédé de traitement de données
EP2955852A4 (fr) Dispositif de traitement de données et procédé de traitement de données