SG107588A1 - Method for forming a nickel silicide layer on a silicon substrate - Google Patents
Method for forming a nickel silicide layer on a silicon substrateInfo
- Publication number
- SG107588A1 SG107588A1 SG200202489A SG200202489A SG107588A1 SG 107588 A1 SG107588 A1 SG 107588A1 SG 200202489 A SG200202489 A SG 200202489A SG 200202489 A SG200202489 A SG 200202489A SG 107588 A1 SG107588 A1 SG 107588A1
- Authority
- SG
- Singapore
- Prior art keywords
- forming
- silicon substrate
- silicide layer
- nickel silicide
- nickel
- Prior art date
Links
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 title 1
- 229910021334 nickel silicide Inorganic materials 0.000 title 1
- RUFLMLWJRZAWLJ-UHFFFAOYSA-N nickel silicide Chemical compound [Ni]=[Si]=[Ni] RUFLMLWJRZAWLJ-UHFFFAOYSA-N 0.000 title 1
- 229910052710 silicon Inorganic materials 0.000 title 1
- 239000010703 silicon Substances 0.000 title 1
- 239000000758 substrate Substances 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28035—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities
- H01L21/28044—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer
- H01L21/28052—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer the conductor comprising a silicide layer formed by the silicidation reaction of silicon with a metal layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/665—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using self aligned silicidation, i.e. salicide
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SG200202489A SG107588A1 (en) | 2002-04-25 | 2002-04-25 | Method for forming a nickel silicide layer on a silicon substrate |
PCT/SG2003/000096 WO2003096407A1 (en) | 2002-04-25 | 2003-04-25 | Method for forming a nickel silicide layer on a silicon substrate |
AU2003266984A AU2003266984A1 (en) | 2002-04-25 | 2003-04-25 | Method for forming a nickel silicide layer on a silicon substrate |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SG200202489A SG107588A1 (en) | 2002-04-25 | 2002-04-25 | Method for forming a nickel silicide layer on a silicon substrate |
Publications (1)
Publication Number | Publication Date |
---|---|
SG107588A1 true SG107588A1 (en) | 2004-12-29 |
Family
ID=29417944
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SG200202489A SG107588A1 (en) | 2002-04-25 | 2002-04-25 | Method for forming a nickel silicide layer on a silicon substrate |
Country Status (3)
Country | Link |
---|---|
AU (1) | AU2003266984A1 (en) |
SG (1) | SG107588A1 (en) |
WO (1) | WO2003096407A1 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7335606B2 (en) | 2004-03-15 | 2008-02-26 | Agency For Science, Technology And Research | Silicide formed from ternary metal alloy films |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5668040A (en) * | 1995-03-20 | 1997-09-16 | Lg Semicon Co., Ltd. | Method for forming a semiconductor device electrode which also serves as a diffusion barrier |
US20020045344A1 (en) * | 1996-06-04 | 2002-04-18 | Quingfeng Wang | Method of forming polycrystalline cosi2 salicide and products obtained thereof |
US20020151170A1 (en) * | 1996-06-04 | 2002-10-17 | Karen Maex | Method of forming polycrystalline CoSi2 salicide and products obtained thereof |
US6303504B1 (en) * | 1998-02-26 | 2001-10-16 | Vlsi Technology, Inc. | Method of improving process robustness of nickel salicide in semiconductors |
US6440851B1 (en) * | 1999-10-12 | 2002-08-27 | International Business Machines Corporation | Method and structure for controlling the interface roughness of cobalt disilicide |
US6605513B2 (en) * | 2000-12-06 | 2003-08-12 | Advanced Micro Devices, Inc. | Method of forming nickel silicide using a one-step rapid thermal anneal process and backend processing |
US6339021B1 (en) * | 2001-05-09 | 2002-01-15 | Chartered Semiconductor Manufacturing Ltd. | Methods for effective nickel silicide formation |
US6495460B1 (en) * | 2001-07-11 | 2002-12-17 | Advanced Micro Devices, Inc. | Dual layer silicide formation using a titanium barrier to reduce surface roughness at silicide/junction interface |
-
2002
- 2002-04-25 SG SG200202489A patent/SG107588A1/en unknown
-
2003
- 2003-04-25 AU AU2003266984A patent/AU2003266984A1/en not_active Abandoned
- 2003-04-25 WO PCT/SG2003/000096 patent/WO2003096407A1/en not_active Application Discontinuation
Also Published As
Publication number | Publication date |
---|---|
WO2003096407A8 (en) | 2004-04-01 |
WO2003096407A1 (en) | 2003-11-20 |
AU2003266984A1 (en) | 2003-11-11 |
AU2003266984A8 (en) | 2003-11-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AU2003300263A8 (en) | A method for depositing a metal layer on a semiconductor interconnect structure | |
AU2003270040A8 (en) | Fabrication method for a monocrystalline semiconductor layer on a substrate | |
AU2003232998A8 (en) | Method for fabricating a soi substrate a high resistivity support substrate | |
EP1592051A4 (en) | Cvd method for forming silicon nitride film on target substrate | |
AU2002243937A1 (en) | Method for forming microelectronic spring structures on a substrate | |
GB0325748D0 (en) | A method of forming a patterned layer on a substrate | |
AU2003269886A8 (en) | Method of forming a raised contact for a substrate | |
AUPS309002A0 (en) | A covertile for a substrate | |
AU2002366856A8 (en) | Method for depositing iii-v semiconductor layers on a non-iii-v substrate | |
GB0017261D0 (en) | Method for forming semiconductor films at desired positions on a substrate | |
AU2003304218A8 (en) | Method and system for fabricating multi layer devices on a substrate | |
GB2402941B (en) | Method for manufacturing substrate | |
EP1749113A4 (en) | Method for forming a hardened surface on a substrate | |
AU2003237399A1 (en) | Methods for transferring a layer onto a substrate | |
AU2003295889A8 (en) | Depositing nanowires on a substrate | |
EP1661169A4 (en) | Method for depositing thin film on wafer | |
SG106070A1 (en) | Method for elelctroless deposition of a metal layer on selected portions of a substrate | |
AU2003263069A1 (en) | A method for depositing a film on a substrate | |
GB2401807B (en) | A manufacturing substrate and a method for forming it | |
AU2003212349A1 (en) | Device for depositing thin layers on a substrate | |
GB2373514B (en) | Method for forming a tungsten silicide layer | |
AU2003266984A8 (en) | Method for forming a nickel silicide layer on a silicon substrate | |
AU2002236421A1 (en) | A substrate for a semiconductor device | |
SG115678A1 (en) | Substrate carrier and method for making a substrate carrier | |
AU2002365054A1 (en) | Method for fabricating a semiconductor device having different metal silicide portions |