SE8604874D0 - SET TO SYNCHRONIZE A RECEIVER BY DIGITAL DATA TRANSFER - Google Patents
SET TO SYNCHRONIZE A RECEIVER BY DIGITAL DATA TRANSFERInfo
- Publication number
- SE8604874D0 SE8604874D0 SE8604874A SE8604874A SE8604874D0 SE 8604874 D0 SE8604874 D0 SE 8604874D0 SE 8604874 A SE8604874 A SE 8604874A SE 8604874 A SE8604874 A SE 8604874A SE 8604874 D0 SE8604874 D0 SE 8604874D0
- Authority
- SE
- Sweden
- Prior art keywords
- receiver
- digital data
- synchronize
- data transfer
- synchronising
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
- H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock
Abstract
A method for synchronising the receiver to the transmitter of a digital data section is specified. In the receiver, a synchronising pulse is first detected. In accordance with the determination of the clock rate of the data stream, "windows" are then opened at time intervals, in which the synchronising pulse is sampled. The windows are narrowed down step by step. The narrowest window approximately corresponds to the width of the edge of the synchronising pulse.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19853540572 DE3540572A1 (en) | 1985-11-15 | 1985-11-15 | METHOD FOR SYNCHRONIZING A RECEIVER IN DIGITAL DATA TRANSMISSION |
Publications (2)
Publication Number | Publication Date |
---|---|
SE8604874D0 true SE8604874D0 (en) | 1986-11-14 |
SE8604874L SE8604874L (en) | 1987-05-16 |
Family
ID=6286088
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SE8604874A SE8604874L (en) | 1985-11-15 | 1986-11-14 | SET TO SYNCHRONIZE A RECEIVER BY DIGITAL DATA TRANSFER |
Country Status (5)
Country | Link |
---|---|
DE (1) | DE3540572A1 (en) |
DK (1) | DK536086A (en) |
FI (1) | FI864638A (en) |
GB (1) | GB2183128A (en) |
SE (1) | SE8604874L (en) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3804632A1 (en) * | 1988-02-15 | 1989-08-24 | Ant Nachrichtentech | METHOD AND ARRANGEMENT FOR DETERMINING THE LOCATION OF A RECEIVER-SIDED WORD CLOCK IN RELATION TO A TRANSMITTED PPM SCHEME |
US4879731A (en) * | 1988-08-24 | 1989-11-07 | Ampex Corporation | Apparatus and method for sync detection in digital data |
JP2871364B2 (en) * | 1992-12-16 | 1999-03-17 | 富士通株式会社 | Modem transmission synchronization apparatus and method |
DE4338412C1 (en) * | 1993-11-10 | 1995-03-02 | Becker Gmbh | Method for detection of information in RDS data stream |
DE4338422C1 (en) * | 1993-11-10 | 1995-02-09 | Becker Gmbh | Method for synchronising an RDS decoder |
SE503920C2 (en) * | 1994-10-03 | 1996-09-30 | Ericsson Telefon Ab L M | Ways to synchronize signals and devices for this |
DE19905316A1 (en) | 1999-02-09 | 2000-08-10 | Horst Ziegler | Data transmission system, in particular for recording consumption data |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE2855676A1 (en) * | 1978-12-21 | 1980-07-03 | Hertz Inst Heinrich | TDM transmission system with constant synchronisation derivation - compares bit patterns from data with bit pattern from frame |
NL8000607A (en) * | 1980-01-31 | 1981-09-01 | Philips Nv | FM RECEIVER WITH TRANSMITTER CHARACTERIZATION. |
JPS5753880A (en) * | 1980-09-12 | 1982-03-31 | Victor Co Of Japan Ltd | Detector of periodic signal |
-
1985
- 1985-11-15 DE DE19853540572 patent/DE3540572A1/en active Granted
-
1986
- 1986-11-10 DK DK536086A patent/DK536086A/en not_active Application Discontinuation
- 1986-11-14 GB GB08627298A patent/GB2183128A/en not_active Withdrawn
- 1986-11-14 SE SE8604874A patent/SE8604874L/en not_active Application Discontinuation
- 1986-11-14 FI FI864638A patent/FI864638A/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
DE3540572C2 (en) | 1987-08-20 |
GB2183128A (en) | 1987-05-28 |
DK536086D0 (en) | 1986-11-10 |
FI864638A0 (en) | 1986-11-14 |
GB8627298D0 (en) | 1986-12-17 |
FI864638A (en) | 1987-05-16 |
DK536086A (en) | 1987-05-16 |
DE3540572A1 (en) | 1987-05-21 |
SE8604874L (en) | 1987-05-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
HK81295A (en) | Circuit for extracting or regenerating frame synchronizing signals | |
DE3785966D1 (en) | DIGITAL, PHASE-LOCKED CLOCK RECOVERY LOOP. | |
DE60110036D1 (en) | DIGITAL TWIN-LINE TWO-DIRECTION INTERFACE FOR SEISMIC TELEMETRY | |
ATE142831T1 (en) | DIGITAL PHASE LOCK LOOP | |
GB2271492A (en) | Apparatus for and method of synchronizing a clock signal | |
SE8604874L (en) | SET TO SYNCHRONIZE A RECEIVER BY DIGITAL DATA TRANSFER | |
DE3768127D1 (en) | CIRCUIT DEVICE FOR REGENERATING CLOCK SIGNALS IN A DATA TRANSMISSION SYSTEM AND A DATA RECOVERY ARRANGEMENT WITH SUCH A DEVICE. | |
EP0735717A3 (en) | Timing recovery in a network-synchronized modem | |
AU582317B2 (en) | Method and arrangement for extracting an auxiliary data clock from the clock and/or the clock-phase of a synchronous or plesiochronous digital signal | |
EP0247720A3 (en) | Clock signal extraction apparatus | |
FI872039A (en) | FLUSH METHOD FOR ANALYZING VID STAOLFRAMSTAELLNING. | |
JPS5435666A (en) | Timing extraction system | |
DE3775535D1 (en) | METHOD AND ARRANGEMENT FOR TRANSMITTING A DIGITAL SIGNAL OF LOW BITRATE IN A TIME SECTION OF A TIME MULTIPLEX SIGNAL PROVIDED FOR A HIGHER BITRATE. | |
EP0108702A3 (en) | Serial to parallel data conversion circuit | |
AU518365B2 (en) | Data clock pulse recovery | |
JPS5461406A (en) | Pulse delivery system | |
EP0239823A3 (en) | Sliding wing for windows or doors | |
EG17964A (en) | A method of transmission for a digital signal | |
JPS54148413A (en) | Reproduction system for timing information | |
JPS54161816A (en) | Time-division type information transmission device | |
SE8704946L (en) | ELASTIC STRING SEALING DOORS, WINDOWS OR SIMILAR | |
DE3661394D1 (en) | Pulse-edge coincidence detector and its use for selecting a sampling signal | |
JPS52102613A (en) | Frame synchronization signal detector circuit | |
JPS5739639A (en) | Delay type phase correction system | |
JPS53113427A (en) | Sampling clock reproducer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
NAV | Patent application has lapsed |
Ref document number: 8604874-1 Effective date: 19910601 |