SE7608994L - WAY TO OPERATE THE CONTROL DEVICE IN A COMMUNICATION STATION, SEPARATE TELEPHONE COMMUNICATION STATION - Google Patents
WAY TO OPERATE THE CONTROL DEVICE IN A COMMUNICATION STATION, SEPARATE TELEPHONE COMMUNICATION STATIONInfo
- Publication number
- SE7608994L SE7608994L SE7608994A SE7608994A SE7608994L SE 7608994 L SE7608994 L SE 7608994L SE 7608994 A SE7608994 A SE 7608994A SE 7608994 A SE7608994 A SE 7608994A SE 7608994 L SE7608994 L SE 7608994L
- Authority
- SE
- Sweden
- Prior art keywords
- communication station
- control device
- register
- chip
- mode
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/448—Execution paradigms, e.g. implementations of programming paradigms
- G06F9/4482—Procedural
- G06F9/4484—Executing subprograms
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
- G06F13/4243—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q3/00—Selecting arrangements
- H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
- H04Q3/54—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
- H04Q3/545—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme
- H04Q3/54508—Configuration, initialisation
- H04Q3/54533—Configuration data, translation, passwords, databases
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Databases & Information Systems (AREA)
- Computer Networks & Wireless Communication (AREA)
- Control By Computers (AREA)
- Microcomputers (AREA)
- Logic Circuits (AREA)
- Exchange Systems With Centralized Control (AREA)
- Multi Processors (AREA)
- Communication Control (AREA)
Abstract
The switching system has a chip which is integrated in semiconductor technology and which has an operation register (SR, ZR) which is usable for the mode of operation in the chip and into which register information comprising a plurality of bits is entered which helps to define this mode of operation. The chip which interworks with further chips of the control device is set to the operational characteristics of other chips before the respective commissioning of the system through the input of register information into the operation register (SR, ZR). With the respective commissioning of the control device (ALS) through the application of the operating voltage, register information can be set in the operation register (SR, ZR) which effects a mode of operation in which interworking with chips with different modes of operation is possible. The longest provided work cycle or the most favourable signal level for the transmission of information can thereby be taken into consideration. <IMAGE>
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE2535924A DE2535924C2 (en) | 1975-08-12 | 1975-08-12 | Method for operating the control device of a switching system, in particular a telephone switching system |
Publications (2)
Publication Number | Publication Date |
---|---|
SE7608994L true SE7608994L (en) | 1977-02-13 |
SE408988B SE408988B (en) | 1979-07-16 |
Family
ID=5953819
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SE7608994A SE408988B (en) | 1975-08-12 | 1976-08-11 | WAY TO OPERATE THE CONTROL DEVICE IN A COMMUNICATION STATION, SEPARATE TELEPHONE COMMUNICATION STATION |
Country Status (13)
Country | Link |
---|---|
JP (1) | JPS5222847A (en) |
AT (1) | AT350640B (en) |
AU (1) | AU502261B2 (en) |
BE (1) | BE845129A (en) |
BR (1) | BR7605260A (en) |
CH (1) | CH610457A5 (en) |
DE (1) | DE2535924C2 (en) |
FR (1) | FR2321224A1 (en) |
GB (1) | GB1547628A (en) |
IT (1) | IT1067912B (en) |
NL (1) | NL7608981A (en) |
SE (1) | SE408988B (en) |
ZA (1) | ZA763019B (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5764895U (en) * | 1980-10-03 | 1982-04-17 | ||
JPS57101957A (en) * | 1980-12-17 | 1982-06-24 | Hitachi Ltd | Storage control device |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5416836B2 (en) * | 1973-12-03 | 1979-06-25 |
-
1975
- 1975-08-12 DE DE2535924A patent/DE2535924C2/en not_active Expired
-
1976
- 1976-03-26 CH CH378176A patent/CH610457A5/en not_active IP Right Cessation
- 1976-05-17 GB GB20222/76A patent/GB1547628A/en not_active Expired
- 1976-05-19 AT AT364376A patent/AT350640B/en not_active IP Right Cessation
- 1976-05-20 ZA ZA763019A patent/ZA763019B/en unknown
- 1976-05-26 AU AU14315/76A patent/AU502261B2/en not_active Expired
- 1976-07-23 FR FR7622600A patent/FR2321224A1/en active Granted
- 1976-08-04 IT IT25995/76A patent/IT1067912B/en active
- 1976-08-11 SE SE7608994A patent/SE408988B/en not_active IP Right Cessation
- 1976-08-11 BR BR7605260A patent/BR7605260A/en unknown
- 1976-08-12 JP JP51096605A patent/JPS5222847A/en active Pending
- 1976-08-12 NL NL7608981A patent/NL7608981A/en not_active Application Discontinuation
- 1976-08-12 BE BE169762A patent/BE845129A/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
FR2321224B1 (en) | 1981-03-27 |
AU1431576A (en) | 1977-12-01 |
ATA364376A (en) | 1978-11-15 |
IT1067912B (en) | 1985-03-21 |
SE408988B (en) | 1979-07-16 |
ZA763019B (en) | 1977-04-27 |
JPS5222847A (en) | 1977-02-21 |
BE845129A (en) | 1977-02-14 |
DE2535924C2 (en) | 1982-12-09 |
CH610457A5 (en) | 1979-04-12 |
GB1547628A (en) | 1979-06-27 |
AT350640B (en) | 1979-06-11 |
AU502261B2 (en) | 1979-07-19 |
BR7605260A (en) | 1977-08-09 |
NL7608981A (en) | 1977-02-15 |
DE2535924B1 (en) | 1976-11-18 |
FR2321224A1 (en) | 1977-03-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR860002870A (en) | Integrated circuit devices | |
JPS5334438A (en) | Semiconductor circuit using insulating gate type field effect transistor | |
ES250727A1 (en) | Electronic switching network | |
KR960018901A (en) | How to form a feedback latch and a feedback action on the feedback latch | |
ATE38729T1 (en) | CIRCUIT BUILDING BLOCK. | |
DE3583493D1 (en) | INTEGRATED SEMICONDUCTOR MEMORY. | |
KR850008567A (en) | Semiconductor integrated circuit | |
SE7608994L (en) | WAY TO OPERATE THE CONTROL DEVICE IN A COMMUNICATION STATION, SEPARATE TELEPHONE COMMUNICATION STATION | |
KR910014940A (en) | Semiconductor memory | |
ES389031A1 (en) | Input and output circuitry | |
GB1295525A (en) | ||
SE7908640L (en) | TIDSMULTIPLEXSTROMSTELLARKRETS | |
ES8201342A1 (en) | Serial-parallel-serial CCD memory system with fan out and fan in circuits. | |
KR910014785A (en) | Integrated circuit device | |
SU539378A1 (en) | Semi-adder | |
IE802198L (en) | Monolithic integrated circuit | |
JPS5373950A (en) | Flip-flop circuit | |
SU1388850A1 (en) | Device for modulo p addition and subtraction of numbers | |
JPS52144581A (en) | Sequence control device | |
JPS5491155A (en) | Display input circuit | |
SU1211715A1 (en) | Information input device | |
JPS5345136A (en) | Selection circuit using shift register | |
JPS55134595A (en) | Memory switch circuit | |
JPS5313324A (en) | Input/output device | |
JPS54121630A (en) | Inter-unit interface system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
NUG | Patent has lapsed |
Ref document number: 7608994-5 Effective date: 19900703 Format of ref document f/p: F |