SE7115739L - - Google Patents

Info

Publication number
SE7115739L
SE7115739L SE7115739A SE7115739A SE7115739L SE 7115739 L SE7115739 L SE 7115739L SE 7115739 A SE7115739 A SE 7115739A SE 7115739 A SE7115739 A SE 7115739A SE 7115739 L SE7115739 L SE 7115739L
Authority
SE
Sweden
Application number
SE7115739A
Publication date
Publication of SE7115739L publication Critical patent/SE7115739L/xx

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q3/00Selecting arrangements
    • H04Q3/42Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
    • H04Q3/54Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
SE7115739A SE7115739L (en:Method)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE7115739T

Publications (1)

Publication Number Publication Date
SE7115739L true SE7115739L (en:Method) 1972-06-19

Family

ID=43990355

Family Applications (1)

Application Number Title Priority Date Filing Date
SE7115739A SE7115739L (en:Method)

Country Status (1)

Country Link
SE (1) SE7115739L (en:Method)

Similar Documents

Publication Publication Date Title
AU479534A (en:Method)
CH1029173A4 (en:Method)
CH326073A4 (en:Method)
CH545965A (en:Method)
CH551773A4 (en:Method)
CH559294A5 (en:Method)
CH559546A5 (en:Method)
CH559878A5 (en:Method)
CH560001A5 (en:Method)
CH561149A5 (en:Method)
CH562618A5 (en:Method)
CH562671A5 (en:Method)
CH562745A5 (en:Method)
CH565306A5 (en:Method)
CH566030A5 (en:Method)
CH567212A5 (en:Method)
CH567592A5 (en:Method)
CH567611B5 (en:Method)
CH568132A5 (en:Method)
CH568421A5 (en:Method)
CH568724A5 (en:Method)
CH569273A5 (en:Method)
CH569365A5 (en:Method)
CH569387A5 (en:Method)
CH569562A5 (en:Method)