SE539721C2 - Device and method for performing a Fourier transform on a three dimensional data set - Google Patents

Device and method for performing a Fourier transform on a three dimensional data set Download PDF

Info

Publication number
SE539721C2
SE539721C2 SE1450880A SE1450880A SE539721C2 SE 539721 C2 SE539721 C2 SE 539721C2 SE 1450880 A SE1450880 A SE 1450880A SE 1450880 A SE1450880 A SE 1450880A SE 539721 C2 SE539721 C2 SE 539721C2
Authority
SE
Sweden
Prior art keywords
unit
dimensional data
memory
data set
dimensional
Prior art date
Application number
SE1450880A
Other languages
English (en)
Swedish (sv)
Other versions
SE1450880A1 (sv
Inventor
Garrido Galvez Mario
Öhlin Andreas
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to SE1450880A priority Critical patent/SE539721C2/en
Priority to PCT/SE2015/050689 priority patent/WO2016007069A1/fr
Publication of SE1450880A1 publication Critical patent/SE1450880A1/sv
Publication of SE539721C2 publication Critical patent/SE539721C2/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G06F17/141—Discrete Fourier transforms
    • G06F17/142—Fast Fourier transforms, e.g. using a Cooley-Tukey type algorithm
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/76—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data
    • G06F7/78—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data for changing the order of data flow, e.g. matrix transposition or LIFO buffers; Overflow or underflow handling therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/76—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data
    • G06F7/78—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data for changing the order of data flow, e.g. matrix transposition or LIFO buffers; Overflow or underflow handling therefor
    • G06F7/785—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data for changing the order of data flow, e.g. matrix transposition or LIFO buffers; Overflow or underflow handling therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using a RAM
SE1450880A 2014-07-09 2014-07-09 Device and method for performing a Fourier transform on a three dimensional data set SE539721C2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
SE1450880A SE539721C2 (en) 2014-07-09 2014-07-09 Device and method for performing a Fourier transform on a three dimensional data set
PCT/SE2015/050689 WO2016007069A1 (fr) 2014-07-09 2015-06-15 Dispositif et procédé de mise en œuvre d'une transformée de fourier sur un ensemble de données tridimensionnel

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE1450880A SE539721C2 (en) 2014-07-09 2014-07-09 Device and method for performing a Fourier transform on a three dimensional data set

Publications (2)

Publication Number Publication Date
SE1450880A1 SE1450880A1 (sv) 2016-01-10
SE539721C2 true SE539721C2 (en) 2017-11-07

Family

ID=55064563

Family Applications (1)

Application Number Title Priority Date Filing Date
SE1450880A SE539721C2 (en) 2014-07-09 2014-07-09 Device and method for performing a Fourier transform on a three dimensional data set

Country Status (2)

Country Link
SE (1) SE539721C2 (fr)
WO (1) WO2016007069A1 (fr)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20180373677A1 (en) * 2017-05-16 2018-12-27 Jaber Technology Holdings Us Inc. Apparatus and Methods of Providing Efficient Data Parallelization for Multi-Dimensional FFTs
GB2620473A (en) * 2022-04-22 2024-01-10 Advanced Risc Mach Ltd Method for permuting dimensions of a multi-dimensional tensor

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5339265A (en) * 1992-08-31 1994-08-16 University Of Maryland At College Park Optimal unified architectures for the real-time computation of time-recursive discrete sinusoidal transforms
US7392275B2 (en) * 1998-03-31 2008-06-24 Intel Corporation Method and apparatus for performing efficient transformations with horizontal addition and subtraction
US6073154A (en) * 1998-06-26 2000-06-06 Xilinx, Inc. Computing multidimensional DFTs in FPGA
ES2283236B2 (es) * 2007-04-12 2008-03-16 Universidad Politecnica De Madrid Procedimiento y arquitectura sin memoria para el calculo de las rotaciones de la fft.
US8539201B2 (en) * 2009-11-04 2013-09-17 International Business Machines Corporation Transposing array data on SIMD multi-core processor architectures
US9203671B2 (en) * 2012-10-10 2015-12-01 Altera Corporation 3D memory based address generator for computationally efficient architectures

Also Published As

Publication number Publication date
WO2016007069A1 (fr) 2016-01-14
SE1450880A1 (sv) 2016-01-10

Similar Documents

Publication Publication Date Title
US11120329B2 (en) Multicast network and memory transfer optimizations for neural network hardware acceleration
US20190220731A1 (en) Indirectly accessing sample data to perform multi-convolution operations in a parallel processing system
US20160062947A1 (en) Performing multi-convolution operations in a parallel processing system
US8539201B2 (en) Transposing array data on SIMD multi-core processor architectures
US20050251649A1 (en) Methods and apparatus for address map optimization on a multi-scalar extension
CN111209232B (zh) 访问静态随机存取存储器的方法、装置、设备和存储介质
US9413358B2 (en) Forward counter block
US20070011442A1 (en) Systems and methods of providing indexed load and store operations in a dual-mode computer processing environment
US9582420B2 (en) Programmable memory mapping scheme with interleave properties
US11403173B2 (en) Multiple read and write port memory
US11397791B2 (en) Method, circuit, and SOC for performing matrix multiplication operation
US20190164254A1 (en) Processor and method for scaling image
KR20190063393A (ko) 시스톨릭 어레이를 이용한 cnn 처리 장치 및 방법
US20180260161A1 (en) Computing device with in memory processing and narrow data ports
SE539721C2 (en) Device and method for performing a Fourier transform on a three dimensional data set
US9195622B1 (en) Multi-port memory that supports multiple simultaneous write operations
US6640296B2 (en) Data processing method and device for parallel stride access
KR102023855B1 (ko) 딥러닝 하드웨어 가속장치
US11467973B1 (en) Fine-grained access memory controller
US9880974B2 (en) Folded butterfly module, pipelined FFT processor using the same, and control method of the same
US20240005445A1 (en) System and method for high-throughput image processing
US6687803B1 (en) Processor architecture and a method of processing
US11556337B2 (en) Parallel matrix multiplication technique optimized for memory fetches
US20210287325A1 (en) Single pass downsampler
US20230195660A1 (en) Memory expansion device performing near data processing function and accelerator system including the same