SE0203544L - debugger - Google Patents

debugger

Info

Publication number
SE0203544L
SE0203544L SE0203544A SE0203544A SE0203544L SE 0203544 L SE0203544 L SE 0203544L SE 0203544 A SE0203544 A SE 0203544A SE 0203544 A SE0203544 A SE 0203544A SE 0203544 L SE0203544 L SE 0203544L
Authority
SE
Sweden
Prior art keywords
break
points
program
history
executed
Prior art date
Application number
SE0203544A
Other languages
Swedish (sv)
Other versions
SE524799C2 (en
SE0203544D0 (en
Inventor
Henrik Thane
Hans Hansson
Original Assignee
Zealcore Embedded Solutions Ab
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Zealcore Embedded Solutions Ab filed Critical Zealcore Embedded Solutions Ab
Priority to SE0203544A priority Critical patent/SE524799C2/en
Publication of SE0203544D0 publication Critical patent/SE0203544D0/en
Publication of SE0203544L publication Critical patent/SE0203544L/en
Publication of SE524799C2 publication Critical patent/SE524799C2/en

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/36Preventing errors by testing or debugging software
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/36Preventing errors by testing or debugging software
    • G06F11/362Software debugging
    • G06F11/3636Software debugging by tracing the execution of the program

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)

Abstract

The unique marker used to identify break-off points in the significant events occurring when the computer system is executed comprises a check sum. The real time system is executed on a single processor, multi-processor or distributed system. The debugging method comprises the following steps: (a) executing a computer system provided with the program code to be debugged; (b) recording all the significant events which occur; (c) maintaining a history by analyzing and correlating the recorded events and creating break-off points for each significant event, each break-off point in the program being defined by an identifier comprising an essentially unique marker; and (d) playing back the history in a debugger (9) which supports break-off points and macro and changing the state of the system at program positions where the break-off points have been inserted in order to emulate the recorded execution.
SE0203544A 2002-11-29 2002-11-29 Debugging method for single or multi process real time systems, identifies significant event break off point with unique marker comprising check sum SE524799C2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
SE0203544A SE524799C2 (en) 2002-11-29 2002-11-29 Debugging method for single or multi process real time systems, identifies significant event break off point with unique marker comprising check sum

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE0203544A SE524799C2 (en) 2002-11-29 2002-11-29 Debugging method for single or multi process real time systems, identifies significant event break off point with unique marker comprising check sum

Publications (3)

Publication Number Publication Date
SE0203544D0 SE0203544D0 (en) 2002-11-29
SE0203544L true SE0203544L (en) 2004-05-30
SE524799C2 SE524799C2 (en) 2004-10-05

Family

ID=20289721

Family Applications (1)

Application Number Title Priority Date Filing Date
SE0203544A SE524799C2 (en) 2002-11-29 2002-11-29 Debugging method for single or multi process real time systems, identifies significant event break off point with unique marker comprising check sum

Country Status (1)

Country Link
SE (1) SE524799C2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI286989B (en) 2002-06-19 2007-09-21 Brooks Automation Inc Automated material handling system for semiconductor manufacturing based on a combination of vertical carousels and overhead hoists
US10957569B2 (en) 2002-10-11 2021-03-23 Murata Machinery Ltd. Access to one or more levels of material storage shelves by an overhead hoist transport vehicle from a single track position
US10198341B2 (en) 2016-12-21 2019-02-05 Microsoft Technology Licensing, Llc Parallel replay of executable code

Also Published As

Publication number Publication date
SE524799C2 (en) 2004-10-05
SE0203544D0 (en) 2002-11-29

Similar Documents

Publication Publication Date Title
WO2006033932A3 (en) Method and system for simplifying the debugging of a program comprising user-written code and non-user written code
WO2021057057A1 (en) Target-code coverage testing method, system, and medium of operating system-level program
US8924912B2 (en) Method of recording and replaying call frames for a test bench
CN100407147C (en) Method and apparatus for providing pre and post handlers for recording events
Eifert et al. Processor monitoring using asynchronous signatured instruction streams
WO2007041242A3 (en) Systems and methods for monitoring software application quality
US5845064A (en) Method for testing and verification of a CPU using a reference model
WO2005096153A3 (en) Automated test system for testing an application running in a windows-based environment and related methods
DE60108851D1 (en) MULTI-CHANNEL, MULTI-SERVICE TROUBLESHOOTING IN PIPELINE CPU ARCHITECTURE
WO2007104956A3 (en) Instrumentation for real-time performance profiling
WO2012004707A4 (en) Efficient recording and replaying of the execution path of a computer program
ATE265064T1 (en) METHOD AND DEVICE FOR TESTING A COMPUTER SYSTEM BY SOFTWARE ERROR INJECTION
DE60010906D1 (en) METHOD FOR TESTING WEB-BASED SOFTWARE OBJECTS
ATE232616T1 (en) METHOD FOR MONITORING THE PROGRAM PROCESS
GB0402656D0 (en) Improved diagnostic exerciser and methods therefor
WO2008061102A3 (en) Embedded trace macrocell for enhanced digital signal processor debugging operations
ATE409328T1 (en) NON-INTERVENTIVE METHOD FOR REPLAYING INTERNAL EVENTS IN AN APPLICATION PROCESS AND SYSTEM IMPLEMENTING SUCH METHOD
WO2004010295A3 (en) Method and apparatus for instrumentation on/off
JP2008033849A (en) Fault analysis system
WO2004017204A3 (en) Parallel processing platform with synchronous system halt/resume
CN102750223A (en) Error positioning method based on object-oriented program slice spectrum
US9164871B2 (en) Evaluation of statement-level breakpoints
Visan et al. URDB: a universal reversible debugger based on decomposing debugging histories
Black et al. Can trace-driven simulators accurately predict superscalar performance?
US20090217104A1 (en) Method and apparatus for diagnostic recording using transactional memory

Legal Events

Date Code Title Description
NUG Patent has lapsed