SE0200435L - Comparator offset calibration for A / D converters - Google Patents
Comparator offset calibration for A / D convertersInfo
- Publication number
- SE0200435L SE0200435L SE0200435A SE0200435A SE0200435L SE 0200435 L SE0200435 L SE 0200435L SE 0200435 A SE0200435 A SE 0200435A SE 0200435 A SE0200435 A SE 0200435A SE 0200435 L SE0200435 L SE 0200435L
- Authority
- SE
- Sweden
- Prior art keywords
- comparator
- complex
- digital
- adjust
- signal
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/10—Calibration or testing
- H03M1/1009—Calibration
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
Abstract
The system is for comparator offset calibration for an analogue/digital converter and involves components (CCU,SW1-SW7) which for each comparator in a comparator complex make available a common reference signal to both comparator in-terminals. The components constrain each comparator in the complex to the same predetermined logical output state. The components can also adjust the comparator trigger points for each comparator in the complex until the logical output state is inverted. They adjust each comparator trigger point with a monotonously varying signal. At the same time, they can adjust all comparators in the complex with a common ramp signal. The system also has a calibrating digital/analogue converter (DAC1-DAC7) for conversion of a digital ramp signal for each comparator in the complex to an analogue signal for trigger point adjustment. Registers (REG1-REG7) store for each comparator an offset calibrating coefficient (CAL1-CAL7) which represent the digital ramp signal value which inverts the logical output stage.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE0200435A SE0200435L (en) | 2002-02-13 | 2002-02-13 | Comparator offset calibration for A / D converters |
TW091106646A TWI270255B (en) | 2002-02-13 | 2002-04-02 | Comparator offset calibration for A/D converters |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE0200435A SE0200435L (en) | 2002-02-13 | 2002-02-13 | Comparator offset calibration for A / D converters |
Publications (3)
Publication Number | Publication Date |
---|---|
SE0200435D0 SE0200435D0 (en) | 2002-02-13 |
SE520316C2 SE520316C2 (en) | 2003-06-24 |
SE0200435L true SE0200435L (en) | 2003-06-24 |
Family
ID=20286963
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SE0200435A SE0200435L (en) | 2002-02-13 | 2002-02-13 | Comparator offset calibration for A / D converters |
Country Status (2)
Country | Link |
---|---|
SE (1) | SE0200435L (en) |
TW (1) | TWI270255B (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8941518B2 (en) * | 2012-02-14 | 2015-01-27 | Hittite Microwave Corporation | Methods and apparatus for calibrating pipeline analog-to-digital converters having multiple channels |
-
2002
- 2002-02-13 SE SE0200435A patent/SE0200435L/en not_active IP Right Cessation
- 2002-04-02 TW TW091106646A patent/TWI270255B/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
SE520316C2 (en) | 2003-06-24 |
SE0200435D0 (en) | 2002-02-13 |
TWI270255B (en) | 2007-01-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9136856B1 (en) | Background DAC calibration for pipeline ADC | |
US8269657B2 (en) | Background calibration of offsets in interleaved analog to digital converters | |
US9866230B2 (en) | Method and apparatus for calibration of a time interleaved ADC | |
US7170436B2 (en) | Current mode analog-to-digital converter using parallel, time-interleaved successive approximation subcircuits | |
AU2001264865A1 (en) | Real time correction of a digital pwm amplifier | |
EP2779463A3 (en) | Background calibration of adc reference voltage errors due to input signal dependency | |
ATE392044T1 (en) | COMPARATOR OFFSET CALIBRATION FOR A/D CONVERTERS | |
US8816888B2 (en) | Ad conversion circuit, semiconductor device, and ad conversion method | |
KR101933569B1 (en) | Modified dynamic element matching for reduced latency in a pipeline analog to digital converter | |
CN113225086A (en) | Analog-to-digital conversion apparatus and method of operation | |
ATE446611T1 (en) | DEVICE FOR ANALOG/DIGITAL CONVERSION OF A MEASUREMENT VOLTAGE | |
ATE419678T1 (en) | FLEXIBLE ANALOG-DIGITAL CONVERTER | |
EP1168629A3 (en) | On-line offset cancellation in flash a/d with interpolating comparator array | |
SE0200435L (en) | Comparator offset calibration for A / D converters | |
EP1437837A3 (en) | Multi-mode communication device operable in gsm/wcdma | |
JP2020513608A5 (en) | ||
CN110266310B (en) | Time domain comparator capable of automatically adjusting power consumption | |
EP3703260A3 (en) | Digital calibration systems and methods for multi-stage analog-to-digital converters | |
US9806728B1 (en) | Amplifier circuit | |
US8836549B2 (en) | Use of logic circuit embedded into comparator for foreground offset cancellation | |
CA2443582A1 (en) | Analogue to digital converter | |
KR102044361B1 (en) | Apparatus for adjusting resolution of output voltage from analog sensors | |
RU2002135458A (en) | METHOD FOR AUTOMATIC CORRECTION OF ERRORS OF ANALOG-DIGITAL CONVERSION | |
EP1207624A3 (en) | Distortion compensation technique for flash-type analog-to-digital converters | |
WO2021034408A3 (en) | System for sensing arterial pulse waveform |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
NUG | Patent has lapsed |