RU2223543C2 - Method for estimating actual value of physical quantity unit of group analog standard - Google Patents
Method for estimating actual value of physical quantity unit of group analog standard Download PDFInfo
- Publication number
- RU2223543C2 RU2223543C2 RU2002104766/09A RU2002104766A RU2223543C2 RU 2223543 C2 RU2223543 C2 RU 2223543C2 RU 2002104766/09 A RU2002104766/09 A RU 2002104766/09A RU 2002104766 A RU2002104766 A RU 2002104766A RU 2223543 C2 RU2223543 C2 RU 2223543C2
- Authority
- RU
- Russia
- Prior art keywords
- inputs
- outputs
- output
- unit
- multipliers
- Prior art date
Links
Images
Landscapes
- Analogue/Digital Conversion (AREA)
Abstract
FIELD: automation and computer engineering; computing group analog standards in metrology. SUBSTANCE: device that functions to estimate actual value of physical quantity unit of group analog standard and to obtain at output actual value of physical quantity unit with aid of maximal similitude method including actual value of physical quantity unit of analog group standard during preceding moment has registers, dividers, exponent converters, multipliers, adders, squarers, inverters, comparator unit, and shaping unit. EFFECT: enhanced precision of estimate. 1 cl, 9 dwg, 8 tbl
Description
Текст описания в факсимильном виде (см. графическую часть)с Description text in facsimile form (see graphic part) with
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
RU2002104766/09A RU2223543C2 (en) | 2002-02-22 | 2002-02-22 | Method for estimating actual value of physical quantity unit of group analog standard |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
RU2002104766/09A RU2223543C2 (en) | 2002-02-22 | 2002-02-22 | Method for estimating actual value of physical quantity unit of group analog standard |
Publications (2)
Publication Number | Publication Date |
---|---|
RU2002104766A RU2002104766A (en) | 2003-08-27 |
RU2223543C2 true RU2223543C2 (en) | 2004-02-10 |
Family
ID=32172382
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
RU2002104766/09A RU2223543C2 (en) | 2002-02-22 | 2002-02-22 | Method for estimating actual value of physical quantity unit of group analog standard |
Country Status (1)
Country | Link |
---|---|
RU (1) | RU2223543C2 (en) |
-
2002
- 2002-02-22 RU RU2002104766/09A patent/RU2223543C2/en not_active IP Right Cessation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Natarajan et al. | Integrating strong and weak discontinuities without integration subcells and example applications in an XFEM/GFEM framework | |
Paul et al. | A fast hardware approach for approximate, efficient logarithm and antilogarithm computations | |
Kahar et al. | High speed vedic multiplier used vedic mathematics | |
RU2223543C2 (en) | Method for estimating actual value of physical quantity unit of group analog standard | |
RU2299461C1 (en) | Modulus multiplexer | |
CN110620566B (en) | FIR filtering system based on combination of random calculation and remainder system | |
Daud et al. | Hybrid modified booth encoded algorithm-carry save adder fast multiplier | |
CN110837624A (en) | Approximate calculation device for sigmoid function | |
EP4318328A1 (en) | Quantum state information processing system, quantum measurement and control system and quantum computer | |
Wang et al. | FPGA based parallel architectures for normalized cross-correlation | |
Yushkova et al. | A comparison of filtering approaches using low-speed DACs for hardware-in-the-loop implemented in FPGAs | |
Zyuzina et al. | Monotone approximation of a scalar conservation law based on the CABARET scheme in the case of a sign-changing characteristic field | |
Bokade et al. | CLA based 32-bit signed pipelined multiplier | |
Taheri et al. | A high speed residue-to-binary converter for balanced 4-moduli set | |
RU2002104766A (en) | A device for evaluating the actual value of a unit of physical quantity of an analog group standard | |
CN1314200C (en) | Excited wave form signal generating circuit | |
CN100458452C (en) | Number frequency converter circuit in electric energy measurement chip | |
Hubrich et al. | Efficient numerical integration of arbitrarily broken cells using the moment fitting approach | |
TWI564735B (en) | Data allocating apparatus, signal processing apparatus, and data allocating method | |
RU214230U1 (en) | Device for modeling a complete group of incompatible events | |
Klimo et al. | Implementation of Logarithmic Number Systems in control application using FPGA | |
Mitra et al. | FPGA implementation of fast square root algorithm with tunable accuracy | |
Khan et al. | FPGA Implementation of Vedic Squarer for Communication Systems | |
Sakthi et al. | Multipliers based on Urdhva Tiryagbhyam algorithm: a survey | |
Hoisie | System and Application Performance Modeling and Simulation in the AI Era |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | The patent is invalid due to non-payment of fees |
Effective date: 20040223 |