RU2008143069A - SERVER - Google Patents
SERVER Download PDFInfo
- Publication number
- RU2008143069A RU2008143069A RU2008143069/09A RU2008143069A RU2008143069A RU 2008143069 A RU2008143069 A RU 2008143069A RU 2008143069/09 A RU2008143069/09 A RU 2008143069/09A RU 2008143069 A RU2008143069 A RU 2008143069A RU 2008143069 A RU2008143069 A RU 2008143069A
- Authority
- RU
- Russia
- Prior art keywords
- controller
- system logic
- pci
- server according
- gigabit ethernet
- Prior art date
Links
Landscapes
- Stored Programmes (AREA)
- Bus Control (AREA)
Abstract
1. Сервер содержащий, по крайней мере, два центральных процессора, подключенных к блокам оперативной памяти, два контроллера системной логики, содержащие интерфейс шины PCI Express х8, первый из которых подключен к первому центральному процессору, а второй - ко второму центральному процессору, контроллер системной логики, подключенный к первому центральному процессору, имеющий интерфейс шины PCI-X и подключенный по этому интерфейсу к двухканальному контроллеру Gigabit Ethernet, а также порты ввода-вывода, отличающийся тем, что в линию связи шины PCI-X первого контроллера системной логики подключен контроллер накопителей на жестких магнитных дисках, между вторым контроллером системной логики и сервисным модулем включен контроллер USB, который связан с разъемом USB, между двухканальным контроллером Gigabit Ethernet и одним из портов Gigabit Ethernet установлен коммутатор Ethernet. ! 2. Сервер по п.1, отличающийся тем, что в качестве центральных процессоров использованы процессоры IBM PowerXCell 8i. ! 3. Сервер по п.1, отличающийся тем, что в качестве блока оперативной памяти использован блок с разъемами, обеспечивающими возможность изменения объема оперативной памяти. ! 4. Сервер по п.1, отличающийся тем, что второй контроллер системной логики имеет интерфейс шины PCI Express х16. 1. A server containing at least two central processors connected to RAM blocks, two system logic controllers containing a PCI Express x8 bus interface, the first of which is connected to the first central processor, and the second to the second central processor, the system controller logic connected to the first central processor, having a PCI-X bus interface and connected via this interface to a dual-channel Gigabit Ethernet controller, as well as I / O ports, characterized in that the PCI-X bus is connected first the system logic controller is connected to the hard disk drive controller, a USB controller is connected between the second system logic controller and the service module, which is connected to the USB connector, an Ethernet switch is installed between the two-channel Gigabit Ethernet controller and one of the Gigabit Ethernet ports. ! 2. The server according to claim 1, characterized in that the IBM PowerXCell 8i processors are used as central processors. ! 3. The server according to claim 1, characterized in that as the block of RAM used block with connectors that provide the ability to change the amount of RAM. ! 4. The server according to claim 1, characterized in that the second system logic controller has a PCI Express x16 bus interface.
Claims (4)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
RU2008143069/08A RU2402064C2 (en) | 2008-10-31 | 2008-10-31 | Server |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
RU2008143069/08A RU2402064C2 (en) | 2008-10-31 | 2008-10-31 | Server |
Publications (2)
Publication Number | Publication Date |
---|---|
RU2008143069A true RU2008143069A (en) | 2010-05-10 |
RU2402064C2 RU2402064C2 (en) | 2010-10-20 |
Family
ID=42673441
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
RU2008143069/08A RU2402064C2 (en) | 2008-10-31 | 2008-10-31 | Server |
Country Status (1)
Country | Link |
---|---|
RU (1) | RU2402064C2 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
RU194703U1 (en) * | 2019-07-15 | 2019-12-19 | федеральное государственное бюджетное образовательное учреждение высшего образования "Российский государственный университет им. А.Н. Косыгина" (Технологии. Дизайн. Искусство)" | DEVICE FOR INDUSTRIAL AND HOUSEHOLD AUTOMATION WITH THE POSSIBILITY OF IMPLEMENTING THE CONCEPT OF THE INTERNET OF THINGS |
-
2008
- 2008-10-31 RU RU2008143069/08A patent/RU2402064C2/en active IP Right Revival
Also Published As
Publication number | Publication date |
---|---|
RU2402064C2 (en) | 2010-10-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9921933B2 (en) | System and method for indicator light control of storage devices | |
BR112018001010A2 (en) | low power mode signal bridge for optical media | |
TW200734887A (en) | Computing system and I/O board thereof | |
WO2012068486A3 (en) | Load/store circuitry for a processing cluster | |
EA201590478A1 (en) | SYSTEM (OPTIONS) AND METHOD (OPTIONS) FOR MANAGING DRILLING SOLUTION IN REAL TIME | |
TW200639643A (en) | Dual PCI-X/PCI-E card | |
WO2010080442A3 (en) | Buses for pattern-recognition processors | |
RU2013100004A (en) | SYSTEMS AND METHODS FOR DYNAMIC MULTI-CHANNEL COMPILATION DIVISION | |
BR112012032999A8 (en) | LIGNOCELLULOSIS HYDROLYZATE AND ACID HYDROLYSIS AND DEACIDIFICATION METHODS TO GENERATE SUGAR MIXTURES FROM LIGNOCELLULOSE | |
WO2012091852A3 (en) | Mechanism for facilitating a configurable port-type peripheral component interconnect express/serial advanced technology attachment host controller architecture | |
BR112015006323A2 (en) | image processing device and method | |
CN108153686B (en) | Multi-interface CPU module | |
CN105183683A (en) | Multi-FPGA chip accelerator card | |
CN204009695U (en) | A kind of Loongson server mainboard that has high performance chips group | |
BR112015008006A8 (en) | control system and information processing device | |
WO2013192633A3 (en) | Virtual memory module | |
WO2012105811A3 (en) | Raid-based storage control board | |
BR112015019278A2 (en) | multi-impulse elastography process | |
WO2013109233A3 (en) | Method to emulate message signaled interrupts with interrupt data | |
BR112015000842A2 (en) | smart connector and bus controller | |
TW200727139A (en) | Computer system and memory bridge thereof | |
RU2008143069A (en) | SERVER | |
TW200741218A (en) | Multi-stream interface for parallel test processing | |
RU2009123125A (en) | ONLINE CABLE NETWORK CONTROL COMPLEX | |
CN203299814U (en) | Novel board design |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
HE4A | Change of address of a patent owner | ||
MM4A | The patent is invalid due to non-payment of fees |
Effective date: 20191101 |
|
PD4A | Correction of name of patent owner | ||
NF4A | Reinstatement of patent |
Effective date: 20220325 |