RU2003123531A - DATA PROCESSING METHOD - Google Patents

DATA PROCESSING METHOD Download PDF

Info

Publication number
RU2003123531A
RU2003123531A RU2003123531/09A RU2003123531A RU2003123531A RU 2003123531 A RU2003123531 A RU 2003123531A RU 2003123531/09 A RU2003123531/09 A RU 2003123531/09A RU 2003123531 A RU2003123531 A RU 2003123531A RU 2003123531 A RU2003123531 A RU 2003123531A
Authority
RU
Russia
Prior art keywords
code
signals
data processing
processing method
parallel binary
Prior art date
Application number
RU2003123531/09A
Other languages
Russian (ru)
Other versions
RU2250488C1 (en
Inventor
Ярослав Афанасьевич Хетагуров (RU)
Ярослав Афанасьевич Хетагуров
Александр Леонидович Зорин (RU)
Александр Леонидович Зорин
Юрий Алексеевич Попов (RU)
Юрий Алексеевич Попов
Original Assignee
Ярослав Афанасьевич Хетагуров (RU)
Ярослав Афанасьевич Хетагуров
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ярослав Афанасьевич Хетагуров (RU), Ярослав Афанасьевич Хетагуров filed Critical Ярослав Афанасьевич Хетагуров (RU)
Priority to RU2003123531/09A priority Critical patent/RU2250488C1/en
Publication of RU2003123531A publication Critical patent/RU2003123531A/en
Application granted granted Critical
Publication of RU2250488C1 publication Critical patent/RU2250488C1/en

Links

Landscapes

  • Image Processing (AREA)
  • Hardware Redundancy (AREA)

Claims (1)

Способ обработки данных, заключающийся во введении сигналов данных в параллельном двоичном коде, команды задания операции и управляющих сигналов, а запомненные сигналы результатов обработки данных выводятся с одновременным преобразованием в параллельный двоичный код, отличающийся тем, что сигналы каждых двух разрядов кода введенных данных преобразуют в код “1 из 4”, выполняют вычисления в коде “1 из 4” в соответствии с кодом операции, запоминают сигналы результатов в коде “1 из 4” на элементах хранения, вводят запомненные сигналы в устройство контроля кода “1 из 4” и при несовпадении с кодом “1 из 4” выдают сигнал ошибки и блокируют выдачу результата.The data processing method, which consists in introducing data signals in a parallel binary code, instructions for setting the operation and control signals, and the stored signals of the data processing results are output with simultaneous conversion to a parallel binary code, characterized in that the signals of every two bits of the code of the input data are converted into code “1 of 4”, perform calculations in the code “1 of 4” in accordance with the operation code, store the signal signals in the code “1 of 4” on the storage elements, enter the stored signals into the mouth oystvo control code "1 of 4" and a mismatch with the code "1 of 4" issue an error signal and block the issuance of the result.
RU2003123531/09A 2003-07-29 2003-07-29 Data processing method RU2250488C1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
RU2003123531/09A RU2250488C1 (en) 2003-07-29 2003-07-29 Data processing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
RU2003123531/09A RU2250488C1 (en) 2003-07-29 2003-07-29 Data processing method

Publications (2)

Publication Number Publication Date
RU2003123531A true RU2003123531A (en) 2005-02-10
RU2250488C1 RU2250488C1 (en) 2005-04-20

Family

ID=35208342

Family Applications (1)

Application Number Title Priority Date Filing Date
RU2003123531/09A RU2250488C1 (en) 2003-07-29 2003-07-29 Data processing method

Country Status (1)

Country Link
RU (1) RU2250488C1 (en)

Also Published As

Publication number Publication date
RU2250488C1 (en) 2005-04-20

Similar Documents

Publication Publication Date Title
US9275290B2 (en) Methods and systems for routing in a state machine
JP2002261617A5 (en)
JPH0236030B2 (en)
NO20070560L (en) Multi-channel synthesizer and method for generating a multi-channel output signal.
WO2002043248A3 (en) Analog to digital converter
KR940006020A (en) Decoding apparatus for signals encoded with variable length code
EP0361788A3 (en) A speech recognition system
EP1703488A3 (en) Music search system and music search apparatus
EP0383331A3 (en) Color document image processing apparatus
EP1895512A3 (en) Multi-channel encoder
NO20041357L (en) Parallel architecture for MAP (maximum posterior) decoders
DE60136282D1 (en) ACCEPTANCE / REJECTION OF CODE WORDS OF A REPEAT CODE, DEPENDING ON THE NUMBER OF CORRECTIONS CARRIED OUT
TW358295B (en) Digital data encoder, digital data decoder and digital data encoding device
RU2003123531A (en) DATA PROCESSING METHOD
KR920006843A (en) Semiconductor computing device
US11658678B2 (en) System and method to enhance noise performance in a delta sigma converter
EA200200082A1 (en) CODING / DECODING DEVICE for n-BIT ORIGINAL WORDS WITH RESPECTIVE m-BIT WAYS OF TRANSMISSION CHANNEL AND BACK
TW200517954A (en) Processor and method capable of cross-boundary alignment of plural register data
AU2002366892A1 (en) Analog-to-digital converter and method of generating an intermediate code for an analog-to-digital converter
DE60003890D1 (en) DEVICE FOR ENCODING / DECODING DATA AND DEVICE USING THE DEVICE
EP1460640A3 (en) A content addressable memory (CAM) architecture providing improved speed
KR102608844B1 (en) Semiconductor memory device and operating method thereof
RU2005128564A (en) METHOD FOR DETERMINING THE SEQUENCE OF PROCESSING FUNCTIONAL MODULES OF THE AUTOMATION SYSTEM AND THE AUTOMATION SYSTEM
US20070244889A1 (en) Byte string searching apparatus and searching method
ATE447363T1 (en) DATA COLLECTION SYSTEM

Legal Events

Date Code Title Description
MM4A The patent is invalid due to non-payment of fees

Effective date: 20120730