PL428713A1 - Low-power voltage buffer - Google Patents
Low-power voltage bufferInfo
- Publication number
- PL428713A1 PL428713A1 PL428713A PL42871319A PL428713A1 PL 428713 A1 PL428713 A1 PL 428713A1 PL 428713 A PL428713 A PL 428713A PL 42871319 A PL42871319 A PL 42871319A PL 428713 A1 PL428713 A1 PL 428713A1
- Authority
- PL
- Poland
- Prior art keywords
- transistor
- low
- power voltage
- differential pair
- voltage buffer
- Prior art date
Links
Landscapes
- Amplifiers (AREA)
Abstract
Niskomocowy bufor napięciowy o zmniejszonym błędzie wzmocnienia jednostkowego wykorzystujący różnicowy wzmacniacz MOS sterowany z końcówek podłoża pierwszego tranzystora i drugiego tranzystora pary różnicowej, w którym do wspólnych końcówek źródeł pary różnicowej pierwszego tranzystora (sM1) drugiego tranzystora (sM2) podłączone są jedne z wrót aktywnego dwójnika (A) o jednostkowym wzmocnieniu napięciowym, zaś drugie wrota podłączone są do wyjścia bufora (WY), natomiast do wyjścia pierwszego tranzystora (dM1) pary różnicowej podłączony jest wzmacniacz (B) przenoszący sygnał do wyjścia bufora (WY).Low-power voltage buffer with reduced unit gain error using a differential MOS amplifier driven from the substrate terminals of the first transistor and the second differential pair transistor, in which to the common terminals of the sources of the differential pair of the first transistor (sM1) of the second transistor (sM2) are connected one of the gates of the active two-pole ( A) with a unit voltage gain, and the second gate is connected to the buffer output (WY), while the amplifier (B) is connected to the output of the first transistor (dM1) of the differential pair, transmitting the signal to the buffer output (WY).
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PL428713A PL239981B1 (en) | 2019-01-29 | 2019-01-29 | Low-power voltage buffer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PL428713A PL239981B1 (en) | 2019-01-29 | 2019-01-29 | Low-power voltage buffer |
Publications (2)
Publication Number | Publication Date |
---|---|
PL428713A1 true PL428713A1 (en) | 2020-08-10 |
PL239981B1 PL239981B1 (en) | 2022-02-07 |
Family
ID=71943640
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PL428713A PL239981B1 (en) | 2019-01-29 | 2019-01-29 | Low-power voltage buffer |
Country Status (1)
Country | Link |
---|---|
PL (1) | PL239981B1 (en) |
-
2019
- 2019-01-29 PL PL428713A patent/PL239981B1/en unknown
Also Published As
Publication number | Publication date |
---|---|
PL239981B1 (en) | 2022-02-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Magnelli et al. | Design of a 75‐nW, 0.5‐V subthreshold complementary metal–oxide–semiconductor operational amplifier | |
US9438175B2 (en) | Cascode amplifier | |
WO2008100494A4 (en) | Differential receiver with common-gate input stage | |
JP2017521963A5 (en) | ||
JP2017121053A5 (en) | circuit | |
FI3584667T3 (en) | Low temperature drift reference voltage circuit | |
BR112022011437A2 (en) | METHOD OF GENERATING DELAY OR FREQUENCY OF PRECISE AND STABLE TIME TO PVT USING CMOS CIRCUITS | |
JPH0870224A (en) | Output buffer amplifier | |
TW200616331A (en) | Voltage tolerant structure for I/O cells | |
US11713998B2 (en) | Ambient light sensor and method | |
JP2010098590A5 (en) | ||
WO2009145441A3 (en) | Inverter circuit | |
PL428713A1 (en) | Low-power voltage buffer | |
ATE363766T1 (en) | SCHMITT TRIGGER CIRCUIT IN SOI TECHNOLOGY | |
WO2018093997A3 (en) | High accuracy voltage references | |
TWI424685B (en) | Class ab operational amplifier and output stage quiescent current control method | |
US20080297254A1 (en) | Class ab amplifier | |
US20150207468A1 (en) | Amplifier circuit | |
US9294039B2 (en) | Constant GM bias circuit insensitive to supply variations | |
Sharma et al. | Process voltage temperature analysis of MOS based balanced pseudo-resistors for biomedical analog circuit applications | |
US20050156666A1 (en) | Low-voltage differential amplifier | |
TW200608567A (en) | High voltage tolerance output stage | |
JP2004112424A (en) | Receiver circuit | |
TW200641898A (en) | Voltage level converting circuit for use in flash memory | |
US6967515B2 (en) | Single-ended to differential conversion circuit with duty cycle correction |